
US Patent No: 7,956,651
Number of patents in Portfolio can not be more than 2000
Method for detecting a current and compensating for an offset voltage and circuit
Stats
-
Jun 7, 2011
Issued date -
Sep 10, 2009
filing date -
12/557,206
serial no -
In Force
status
Importance
Abstract
A method and circuit for detecting a current and compensating for an offset voltage. The circuit includes two comparators where one of the comparators has two input terminals and the other comparator has three input terminals. An input terminal of each of the two comparators are commonly connected together, the other input terminal of the two-input comparator is coupled for receiving a first reference voltage, and a second input terminal of the three-input comparator is coupled for receiving a second reference voltage. During a first portion of the period of a sense signal the two comparators operate in a sensing mode and during a second portion of the period of the sense signal the comparator having the three input terminals operate in a current nullification mode or an offset voltage compensation mode. An offset compensation signal is generated during the second portion of the sense signal.
First Claim
Related Publications
International Classification(s)
- [Classification Symbol]
- [Patents Count]
Cited Art
| Patent Info | (Count) | # Cites | Year |
|---|---|---|---|
|
|
|||
| 6,031,389 Slew rate limited output driver | 12 | 1997 | |
|
|
|||
| 5,614,857 Hysteresis system with constant threshold voltage | 14 | 1996 | |
|
|
|||
| 5,210,527 Programmable spike detector | 18 | 1991 | |
|
|
|||
| 7,183,834 Method and apparatus for driving a power MOS device as a synchronous rectifier | 2 | 2003 | |
|
|
|||
| 5,969,557 Delay circuit, oscillation circuit and semiconductor memory device | 14 | 1997 | |
|
|
|||
| 6,418,039 Method and apparatus to digitally control turn-off time of synchronous rectifiers in isolated topologies for switched mode power supplies | 15 | 2001 | |
|
|
|||
| 5,488,322 Digital interface circuit with dual switching points for increased speed | 27 | 1994 | |
|
|
|||
| 4,859,873 CMOS Schmitt trigger with independently biased high/low threshold circuits | 22 | 1987 | |
Patent Citation Ranking
Maintenance Fees
| Fee | Large entity fee | small entity fee | micro entity fee | due date |
|---|---|---|---|---|
| 3.5 Year Payment | $1600.00 | $800.00 | $400.00 | Dec 7, 2014 |
| 7.5 Year Payment | $3600.00 | $1800.00 | $900.00 | Dec 7, 2018 |
| 11.5 Year Payment | $7400.00 | $3700.00 | $1850.00 | Dec 7, 2022 |
| Fee | Large entity fee | small entity fee | micro entity fee |
|---|---|---|---|
| Surcharge - 3.5 year - Late payment within 6 months | $160.00 | $80.00 | $40.00 |
| Surcharge - 7.5 year - Late payment within 6 months | $160.00 | $80.00 | $40.00 |
| Surcharge - 11.5 year - Late payment within 6 months | $160.00 | $80.00 | $40.00 |
| Surcharge after expiration - Late payment is unavoidable | $700.00 | $350.00 | $175.00 |
| Surcharge after expiration - Late payment is unintentional | $1,640.00 | $820.00 | $410.00 |