Architecture for a message bus
Number of patents in Portfolio can not be more than 2000
United States of America Patent
Stats
-
Jul 12, 2011
Grant Date -
May 6, 2010
app pub date -
Sep 8, 2004
filing date -
Sep 8, 2004
priority date (Note) -
In Force
status (Latency Note)
Importance
Abstract
An aspect of the present invention reduces the additional number of signal lines of a bus for control signals by using a set of signal lines to transfer data bits in some durations and to transfer control signals in some other durations. In one embodiment, the same signal lines are used to transfer data in a data transfer phase, and for bus arbitration in a bus arbitration phase. As a result, the total number of signal lines of a bus (bus width) is reduced. According to another aspect of the present invention, an arbitrator block allocates the bus to one of the requesting modules according to an assigned priority and least recently used (LRU) policy.
First Claim
Family
International Classification(s)
Cited Art Landscape
Patent Citation Ranking
Advertisement
Advertisement
Advertisement
Recipient Email Address
Recipient Email Address
Comment
Recipient Email Address
Add to Portfolio(s)
To add this patent to one, or more, of your portfolios, simply click the add button.
This Patent is in these Portfolios:
Add to additional portfolios:
Last Refreshed On:
Changes done successfully