Net list producing device producing a net list with an interconnection parasitic element by hierarchical processing

Number of patents in Portfolio can not be more than 2000

United States of America Patent

PATENT NO 7979817
APP PUB NO 20080270967A1
SERIAL NO

12213623

Stats

ATTORNEY / AGENT: (SPONSORED)

Importance

Loading Importance Indicators... loading....

Abstract

See full text

A memory cell information producing unit obtains physical terminal coordinates, physical terminal names and logical terminal names of a memory cell and layout data, and operates based on them to specify parasitic elements parasitic on interconnections of the memory cell, and to produce memory cell information including the physical terminal names and representing physical properties and a connection relationship of inner elements of the memory cell and the parasitic elements. Memory cell array information producing unit obtains connection information determining the connection relationship of physical terminals of the memory cell, assigns node names to the physical terminals of the memory cell based on the connection information, and produces memory cell array information representing the node names of all the memory cells. A memory cell array net list producing unit produces a net list of the memory cell array formed of the memory cell information and the memory cell array information.

Loading the Abstract Image... loading....

First Claim

See full text

Family

Loading Family data... loading....

Patent Owner(s)

  • RENESAS ELECTRONICS CORPORATION

International Classification(s)

  • [Classification Symbol]
  • [Patents Count]

Inventor(s)

Inventor Name Address # of filed Patents Total Citations
Kanamoto, Toshiki Tokyo, JP 11 169
Shirota, Mitsutoshi Tokyo, JP 3 17
Uchimura, Michiko Tokyo, JP 2 3

Cited Art Landscape

Load Citation

Patent Citation Ranking

Forward Cite Landscape

Load Citation