US Patent No: 8,045,407

Number of patents in Portfolio can not be more than 2000

Memory-write timing calibration including generation of multiple delayed timing signals

Stats

ALSO PUBLISHED AS: 20100188911
ATTORNEY / AGENT: (SPONSORED)
 

Importance

Loading Importance Indicators... loading....

Abstract

A memory controller with multiple delayed timing signals. Control information is provided by a first output driver circuit to a first signal path. Write data, associated with the control information, is provided by a second output driver circuit to a second signal path. Timing information is provided by a third output driver to a third signal path. Rising and falling edge transitions of the timing information indicate times at which subsequent symbols of the write data are valid on the signal path. The timing information is delayed with respect to the control information to account for a difference between a time that the control information takes to reach the destination device while traversing the first signal path and a time that the write data takes to reach the destination device while traversing the second signal path.

Loading the Abstract Image... loading....

First Claim

Related Publications

Loading Related Publications... loading....

Patent Owner(s)

Patent OwnerAddressTotal Patents
RAMBUS INC.LOS ALTOS, CA1206

International Classification(s)

  • [Classification Symbol]
  • [Patents Count]

Inventor(s)

Inventor Name Address # of filed Patents Total Citations
Ware, Frederick A Los Altos Hills, CA 307 2526

Cited Art

Patent Info (Count) # Cites Year
 
RAMBUS INC. (51)
5,606,717 Memory circuitry having bus interface for receiving information in packets and access time registers 216 1992
5,319,755 Integrated circuit I/O using high performance bus interface 269 1992
5,511,024 Dynamic random access memory system 74 1994
5,680,361 Method and apparatus for writing to memory components 44 1995
5,578,940 Modular bus with single or double parallel termination 151 1995
5,764,963 Method and apparatus for performing maskable multiple color block writes 50 1995
5,748,914 Protocol for communication with dynamic memory 91 1995
5,663,661 Modular bus with single or double parallel termination 112 1996
5,844,855 Method and apparatus for writing to memory components 34 1997
6,067,594 High frequency bus system 63 1997
6,154,821 Method and apparatus for initializing dynamic random access memory (DRAM) devices by levelizing a read domain 87 1998
5,928,343 Memory module having memory devices containing internal device ID registers and method of initializing same 215 1998
6,075,730 High performance cost optimized memory with delayed memory writes 93 1998
6,343,352 Method and apparatus for two step memory write operations 57 1998
6,401,167 High performance cost optimized memory 67 1998
6,640,292 System and method for controlling retire buffer operation in a memory system 49 1999
6,321,282 Apparatus and method for topography dependent signaling 137 1999
6,643,787 Bus system optimization 147 1999
6,643,752 Transceiver with latency alignment circuitry 75 1999
6,502,161 Memory system including a point-to-point linked memory subsystem 306 2000
6,266,737 Method and apparatus for providing a memory with write enable information 41 2000
6,185,644 Memory system including a plurality of memory devices and a transceiver device 105 2000
6,266,730 High-frequency bus system 92 2000
6,760,857 System having both externally and internally generated clock signals being asserted on the same clock pin in normal and test modes of operation respectively 25 2000
6,260,097 Method and apparatus for controlling a synchronous memory device 69 2000
6,449,159 Semiconductor module with imbedded heat spreader 99 2000
6,266,285 Method of operating a memory device having write latency 73 2000
6,545,875 Multiple channel modules and bus systems using same 25 2000
6,646,953 Single-clock, strobeless signaling system 46 2000
6,314,051 Memory device having write latency 81 2000
6,853,557 Multi-channel memory architecture 72 2000
6,304,937 Method of operation of a memory controller 33 2000
6,873,939 Method and apparatus for evaluating and calibrating a signaling system 33 2001
6,590,781 Clock routing in multiple channel modules and bus systems 35 2001
6,765,800 Multiple channel modules and bus systems using same 28 2001
6,675,272 Method and apparatus for coordinating memory operations among diversely-located memory components 53 2001
6,496,897 Semiconductor memory device which receives write masking information 75 2001
6,516,365 Apparatus and method for topography dependent signaling 52 2001
6,493,789 Memory device which receives write masking and automatic precharge information 79 2001
2004/0054,845 Method and apparatus for signaling between devices of a memory system 25 2001
6,833,984 Semiconductor module with serial bus connection to multiple dies 95 2002
6,839,266 Memory module with offset data lines and bit line swizzle configuration 65 2002
6,681,288 Memory device with receives write masking information 34 2002
6,680,866 Clock synchronous semiconductor memory device 39 2002
6,657,871 Multiple channel modules and bus systems using same 24 2002
6,788,594 Asynchronous, high-bandwidth memory component using calibrated timing elements 21 2002
2003/0117,864 Phase adjustment apparatus and method for a memory device signaling system 21 2002
6,684,263 Apparatus and method for topography dependent signaling 43 2003
6,898,085 Multiple channel modules and bus systems using same 22 2003
6,950,956 Integrated circuit with timing adjustment mechanism and method 83 2003
7,548,601 Slave device with synchronous interface for use in synchronous memory system 9 2007
 
INTERNATIONAL BUSINESS MACHINES CORPORATION (16)
4,266,282 Vertical semiconductor integrated circuit chip packaging 80 1979
4,845,664 On-chip bit reordering structure 115 1986
4,845,677 Pipelined memory chip structure having improved cycle time 84 1987
5,001,672 Video ram with external select of active serial access register 73 1989
5,301,278 Flexible dynamic memory controller 200 1992
5,548,786 Dynamic bus sizing of DMA transfers 79 1994
5,577,236 Memory controller for reading data from synchronous RAM 150 1994
5,638,531 Multiprocessor integrated circuit with video refresh logic employing instruction/data caching and associated timing synchronization 67 1995
5,611,058 System and method for transferring information between multiple buses 63 1996
5,742,798 Compensation of chip to chip clock skew 132 1996
6,111,757 SIMM/DIMM memory module 123 1998
6,292,903 Smart memory interface 119 1998
6,526,469 Bus architecture employing varying width uni-directional command bus 88 1999
6,611,905 Memory interface with programable clock to output time based on wide range of receiver loads 88 2000
6,504,790 Configurable DDR write-channel phase advance and delay capability 27 2001
7,224,595 276-Pin buffered memory module with enhanced fault tolerance 83 2004
 
MITSUBISHI DENKI KABUSHIKI KAISHA (11)
4,825,411 Dual-port memory with asynchronous control of serial data memory transfer 84 1987
4,953,128 Variable delay circuit for delaying input data 131 1987
4,849,937 Digital delay unit with interleaved memory 133 1988
5,111,386 Cache contained type semiconductor memory device and operating method therefor 108 1990
5,179,687 Semiconductor memory device containing a cache and an operation method thereof 90 1990
5,124,589 Semiconductor integrated circuit capable of synchronous and asynchronous operations and operating method therefor 92 1991
5,305,278 Semiconductor memory device having block write function 118 1991
5,384,745 Synchronous semiconductor memory device 233 1993
5,404,338 Synchronous type semiconductor memory device operating in synchronization with an external clock signal 121 1994
5,880,998 Synchronous semiconductor memory device in which current consumed by input buffer circuit is reduced 48 1997
6,388,886 Semiconductor memory module and module system 23 2000
 
HITACHI, LTD. (9)
4,337,523 Bipolar memory circuit 60 1980
4,499,536 Signal transfer timing control using stored data relating to operating speeds of memory and processor 73 1981
4,875,192 Semiconductor memory with an improved nibble mode arrangement 97 1987
4,945,516 Write control circuit for a high-speed memory device 65 1988
4,928,265 Semiconductor integrated circuit 100 1988
5,083,296 Semiconductor memory with alternately multiplexed row and column addressing 160 1990
5,867,541 Method and system for synchronizing data having skew 40 1995
6,125,419 Bus system, printed circuit board, signal transmission line, series circuit and memory module 98 1997
6,034,878 Source-clock-synchronized memory system and memory unit 213 1997
 
KABUSHIKI KAISHA TOSHIBA (7)
4,792,926 High speed memory system for use with a control bus bearing contiguous segmentially intermixed data read and data write request signals 91 1985
4,800,530 Semiconductor memory system with dynamic random access memory cells 90 1987
4,891,791 Data writing system for EEPROM 55 1988
5,323,358 Clock-synchronous semiconductor memory device and method for accessing the device 75 1993
6,449,727 High-speed data transfer synchronizing system and method 80 1999
2001/0026,487 Apparatus and method for controlling access to a memory system for electronic equipment 17 2001
7,057,948 Semiconductor integrated circuit device having a test function 13 2004
 
HEWLETT-PACKARD DEVELOPMENT COMPANY, L.P. (6)
4,712,190 Self-timed random access memory chip 68 1985
4,763,249 Bus device for use in a computer system having a synchronous bus 94 1986
5,553,248 System for awarding the highest priority to a microprocessor releasing a system bus after aborting a locked cycle upon detecting a locked retry signal 66 1992
5,533,204 Split transaction protocol for the peripheral component interconnect bus 109 1994
5,475,690 Delay compensated signal propagation 82 1994
5,987,576 Method and apparatus for generating and distributing clock signals with minimal skew 63 1997
 
ROUND ROCK RESEARCH, LLC (6)
6,912,680 Memory system with dynamic timing correction 34 1997
6,016,282 Clock vernier adjustment 216 1998
6,292,877 Plural pipelined packet-oriented memory systems having a unidirectional command and address bus and a bidirectional data bus 56 1999
6,445,624 Method of synchronizing read timing in a high speed memory system 39 2001
2002/0021,616 Method and apparatus for crossing clock domain boundaries 9 2001
6,724,666 Method of synchronizing read timing in a high speed memory system 27 2002
 
INTEL CORPORATION (5)
4,315,308 Interface between a microprocessor chip and peripheral subsystems 178 1978
5,276,858 Memory controller with integrated delay line circuitry 74 1991
6,005,776 Vertical connector based packaging solution for integrated circuits 54 1998
6,928,571 Digital system of adjusting delays on circuit boards 43 2000
2004/0003,194 Method and apparatus for adjusting DRAM signal timings 24 2002
 
SAMSUNG ELECTRONICS CO., LTD. (5)
5,365,489 Dual port video random access memory with block write capability 53 1992
5,381,376 Video RAM having block selection function during serial write transfer operation 56 1992
5,392,239 Burst-mode DRAM 121 1993
5,933,379 Method and circuit for testing a semiconductor memory device operating at high frequency 38 1998
6,154,417 Integrated circuit memory devices having synchronous wave pipelining capability and methods of operating same 36 1999
 
TEXAS INSTRUMENTS INCORPORATED (5)
4,330,852 Semiconductor read/write memory array having serial access 170 1979
5,140,688 GaAs integrated circuit programmable delay line element 96 1989
5,390,149 System including a data processor, a synchronous dram, a peripheral device, and a system clock 155 1994
5,386,385 Method and apparatus for preventing invalid operating modes and an application to synchronous memory devices 125 1994
5,615,358 Time skewing arrangement for operating memory in synchronism with a data processor 73 1995
 
ELPIDA MEMORY, INC. (4)
5,341,341 Dynamic random access memory device having addressing section and/or data transferring path arranged in pipeline architecture 174 1993
6,359,815 Data transmitter 42 2000
6,940,782 Memory system and control method for the same 4 2003
7,095,661 Semiconductor memory module, memory system, circuit, semiconductor device, and DIMM 18 2004
 
OKI SEMICONDUCTOR CO., LTD. (4)
5,311,483 Synchronous type semiconductor memory 154 1993
5,327,390 Synchronous burst-access memory 124 1993
5,339,276 Synchronous dynamic random access memory 82 1993
7,076,745 Semiconductor integrated circuit device 36 2004
 
RENESAS ELECTRONICS CORPORATION (4)
5,444,667 Semiconductor synchronous memory device having input circuit for producing constant main control signal operative to allow timing generator to latch command signals 114 1994
5,422,858 Semiconductor integrated circuit 87 1994
6,049,238 Clock generator and clock generating method capable of varying clock frequency without increasing the number of delay elements 25 1998
7,251,162 Nonvolatile memory with multi-frequency charge pump control 10 2005
 
FREESCALE SEMICONDUCTOR, INC. (3)
4,646,270 Video graphic dynamic RAM 127 1983
4,799,199 Bus master having burst transfer mode 166 1986
5,077,693 Dynamic random access memory 124 1990
 
HEWLETT-PACKARD COMPANY (3)
5,357,621 Serial architecture for memory module control 141 1993
6,226,723 Bifurcated data and command/address communication bus architecture for random access memories employing synchronous communication protocols 56 1997
6,442,644 Memory system having synchronous-link DRAM (SLDRAM) devices and controller 214 1998
 
NATIONAL SEMICONDUCTOR CORPORATION (3)
5,097,489 Method for incorporating window strobe in a data synchronizer 69 1989
5,579,352 Simplified window de-skewing in a serial data receiver 48 1994
6,356,260 Method for reducing power and electromagnetic interference in conveying video data 58 1998
 
SUN MICROSYSTEMS, INC. (3)
4,937,734 High speed bus with virtual memory data transfer and rerun cycle capability 90 1989
6,232,792 Terminating transmission lines using on-chip terminator circuitry 27 1999
6,553,472 Method for programming clock delays, command delays, read command parameter delays, and write command parameter delays of a memory controller in a high performance microprocessor 54 2001
 
FUJITSU SEMICONDUCTOR LIMITED (2)
5,455,803 Semiconductor device which operates at a frequency controlled by an external clock signal 56 1994
6,075,393 Clock synchronous semiconductor device system and semiconductor devices used with the same 24 1997
 
HYUNDAI ELECTRONICS INDUSTRIES CO., LTD. (2)
6,233,157 Printed circuit board and method for wiring signal lines on the same 25 1998
6,160,754 Synchronous memory device of a wave pipeline structure 26 1999
 
MATSUSHITA ELECTRIC INDUSTRIAL CO., LTD. (2)
5,260,905 Multi-port memory 90 1991
6,336,205 Method for designing semiconductor integrated circuit 30 1999
 
MOSAID TECHNOLOGIES INCORPORATED (2)
6,539,454 Semiconductor memory asynchronous pipeline 44 1998
6,510,503 High bandwidth memory interface 168 1998
 
NEC CORPORATION (2)
4,792,929 Data processing system with extended memory access 67 1987
5,329,484 Semiconductor memory circuit, semiconductor memory module using the same, and acoustic signal reproducing system 20 1993
 
UNISYS CORPORATION (2)
4,637,018 Automatic signal delay adjustment method 122 1984
6,049,467 Stackable high density RAM modules 57 1998
 
ADVANCED MEMORY INTERNATIONAL, INC. (1)
6,088,774 Read/write timing for maximum utilization of bidirectional read/write bus 81 1997
 
ADVANCED MICRO DEVICES, INC. (1)
2009/0251,987 Memory Data Transfer 3 2009
 
AGILENT TECHNOLOGIES, INC. (1)
5,892,981 Memory system and device 57 1996
 
BULL HN INFORMATION SYSTEMS INC. (1)
5,345,573 High speed burst read address generation with high speed transfer 60 1991
 
CVSI, INC. (1)
4,755,937 Method and apparatus for high bandwidth shared memory 91 1986
 
DATA GENERAL CORPORATION (1)
4,920,483 A computer memory for accessing any word-sized group of contiguous bits 135 1985
 
DIGITAL ASSET ENTERPRISES, L.L.C. (1)
6,618,736 Template-based creation and archival of file systems 53 2001
 
EASTMAN KODAK COMPANY (1)
5,404,463 Method and apparatus for transferring data in portable image processing system 81 1992
 
FUJITSU LIMITED (1)
4,866,675 Semiconductor memory circuit having a delay circuit 60 1988
 
FUJITSU MICROELECTRONICS LIMITED (1)
4,916,670 Semiconductor memory device having function of generating write signal internally 79 1989
 
FUJITSU VLSI LIMITED (1)
4,882,712 Synchronous semiconductor memory device 76 1988
 
GLOBALFOUNDRIES INC. (1)
5,649,161 Prepaging during PCI master initiated wait cycles 84 1996
 
HIGH CONNECTION DENSITY, INC. (1)
6,172,895 High capacity memory module with built-in-high-speed bus terminations 50 1999
 
INET TECHNOLOGIES, INC. (1)
6,253,266 Apparatus and method for controlling information flow in a card cage having multiple backplanes 59 1999
 
INTEGRATED MEMORY LOGIC, INC. (1)
6,477,592 System for I/O interfacing for semiconductor chip utilizing addition of reference element to each data element in first data stream and interpret to recover data elements of second data stream 185 1999
 
INTELLECTUAL VENTURES I LLC (1)
5,530,623 High speed memory packaging scheme 60 1993
 
LENOVO (SINGAPORE) PTE LTD. (1)
5,381,538 DMA controller including a FIFO register and a residual register for data buffering and having different operating modes 67 1991
 
LG-ERICSSON CO., LTD. (1)
7,100,066 Clock distribution device and method in compact PCI based multi-processing system 34 2002
 
MACRONIX INTERNATIONAL CO., LTD. (1)
5,117,389 Flat-cell read-only-memory integrated circuit 141 1990
 
MICRON TECHNOLOGY, INC. (1)
6,804,764 Write clock and data window tuning based on rank select 148 2002
 
MICROUNITY SYSTEMS ENGINEERING, INC. (1)
5,778,419 DRAM with high bandwidth interface that uses packets and arbitration 178 1996
 
MINT-PAC TECHNOLOGIES, INC. (1)
4,567,545 Integrated circuit module and method of making same 40 1983
 
MOSYS, INC. (1)
5,655,113 Resynchronization circuit for a memory system and method of operating same 146 1994
 
NCR CORPORATION (1)
4,183,095 High density memory device 91 1978
 
NIPPON ELECTRIC CO., LTD. (1)
4,445,204 Memory device 90 1981
 
RCA LICENSING CORPORATION, TWO INDEPENDENCE WAY, PRINCETON, NJ 08540, A CORP. OF DE (1)
4,821,226 Dual port video memory system having a bit-serial address input port 93 1987
 
RENESAS ELECTRONICS AMERICA, INC. (1)
6,065,092 Independent and cooperative multichannel memory architecture for use with master device 140 1997
 
RICOH COMPANY, LTD. (1)
5,952,691 Non-volatile electrically alterable semiconductor memory device 21 1998
 
SILICON GRAPHICS INTERNATIONAL, CORP. (1)
5,504,874 System and method of implementing read resources to maintain cache coherency in a multiprocessor environment permitting split transactions 70 1993
 
SUNPLUS TECHNOLOGY CO., LTD. (1)
6,131,149 Apparatus and method for reading data from synchronous memory with skewed clock pulses 144 1999
 
THE BOEING COMPANY (1)
4,280,221 Digital data communication system 102 1979
 
THE RESEARCH FOUNDATION OF STATE UNIVERSITY OF NEW YORK (1)
5,796,624 Method and apparatus for designing circuits for wave pipelining 126 1997
 
UNITED MICROELECTRONICS CORP. (1)
5,943,573 Method of fabricating semiconductor read-only memory device 33 1997
 
VISIC, INC., LIQUIDATING TRUST REPRESENTED BY MOHAMED POONJA, TRUSTEE (1)
4,719,602 Memory with improved column access 74 1985
 
WANG LABORATORIES, INC. (1)
4,656,605 Single in-line memory module 148 1986
 
XEROX CORPORATION (1)
5,379,438 Transferring a processing unit's data between substrates in a parallel processor 31 1990
 
OTHER [CHECK PATENT PROFILE FOR ASSIGNMENT INFORMATION] (4)
5,708,297 Thin multichip module 111 1995
6,807,614 Method and apparatus for using smart memories in computing 35 2002
6,970,988 Algorithm mapping, specialized instructions and architecture features for smart memory computing 35 2002
2006/0077,731 Memory module with termination component 36 2005

Patent Citation Ranking

Forward Cites

  • No Forward Cites to Display

Maintenance Fees

Fee Large entity fee small entity fee micro entity fee due date
3.5 Year Payment $1600.00 $800.00 $400.00 Apr 25, 2015
7.5 Year Payment $3600.00 $1800.00 $900.00 Apr 25, 2019
11.5 Year Payment $7400.00 $3700.00 $1850.00 Apr 25, 2023
Fee Large entity fee small entity fee micro entity fee
Surcharge - 3.5 year - Late payment within 6 months $160.00 $80.00 $40.00
Surcharge - 7.5 year - Late payment within 6 months $160.00 $80.00 $40.00
Surcharge - 11.5 year - Late payment within 6 months $160.00 $80.00 $40.00
Surcharge after expiration - Late payment is unavoidable $700.00 $350.00 $175.00
Surcharge after expiration - Late payment is unintentional $1,640.00 $820.00 $410.00