Integrated circuit package system for package stacking and manufacturing method thereof

Number of patents in Portfolio can not be more than 2000

United States of America Patent

PATENT NO 8067272
APP PUB NO 20100038768A1
SERIAL NO

12578797

Stats

ATTORNEY / AGENT: (SPONSORED)

Importance

Loading Importance Indicators... loading....

Abstract

See full text

A stackable multi-chip package system is provided including forming an external interconnect having a base and a tip, connecting a first integrated circuit die and the base, stacking a second integrated circuit die over the first integrated circuit die in an active side to active side configuration, connecting the second integrated circuit die and the base, and molding the first integrated circuit die, the second integrated circuit die, and the external interconnect partially exposed.

Loading the Abstract Image... loading....

First Claim

See full text

Family

Loading Family data... loading....

Patent Owner(s)

Patent OwnerAddress
STATS CHIPPAC MANAGEMENT PTE LTD509 YISHUN INDUSTRIAL PARK A SINGAPORE 768735

International Classification(s)

  • [Classification Symbol]
  • [Patents Count]

Inventor(s)

Inventor Name Address # of filed Patents Total Citations
Kim, Young Cheol Yongin-si, KR 20 161
Lee, Koo Hong Seoul, KR 19 237
Shim, Ii Kwon Singapore, SG 7 60
Yee, Jae Hak Shanghai, CN 36 1010

Cited Art Landscape

Load Citation

Patent Citation Ranking

Forward Cite Landscape

Load Citation