Wear level estimation in analog memory cells
Number of patents in Portfolio can not be more than 2000
United States of America Patent
Stats
-
Dec 27, 2011
Grant Date -
Jul 2, 2009
app pub date -
Dec 25, 2008
filing date -
Dec 27, 2007
priority date (Note) -
In Force
status (Latency Note)
Importance
Abstract
A method for operating a memory includes applying at least one pulse to a group of analog memory cells, so as to cause the memory cells in the group to assume respective storage values. After applying the pulse, the respective storage values are read from the memory cells in the group. One or more statistical properties of the read storage values are computed. A wear level of the group of the memory cells is estimated responsively to the statistical properties.
First Claim
Family
International Classification(s)
Cited Art Landscape
Patent Citation Ranking
Advertisement
Advertisement
Advertisement
Recipient Email Address
Recipient Email Address
Comment
Recipient Email Address
Add to Portfolio(s)
To add this patent to one, or more, of your portfolios, simply click the add button.
This Patent is in these Portfolios:
Add to additional portfolios:
Last Refreshed On:
Changes done successfully