US Patent No: 8,094,158
Number of patents in Portfolio can not be more than 2000
Using programmable constant buffers for multi-threaded processing
Stats
-
Jan 10, 2012
Issued date -
Jan 31, 2006
filing date -
11/344,306
serial no -
In Force
status
Importance
Loading Importance Indicators...
Abstract
Systems and methods for using multiple versions of programmable constants within a multi-threaded processor allow a programmable constant to be changed before a program using the constants has completed execution. Processing performance may be improved since programs using different values for a programmable constant may execute simultaneously. The programmable constants are stored in a constant buffer and an entry of a constant buffer table is bound to the constant buffer. When a programmable constant is changed it is copied to an entry in a page pool and address translation for the page pool is updated to correspond to the old version (copy) of the programmable constant. An advantage is that the constant buffer stores the newest version of the programmable constant.
Loading the Abstract Image...
First Claim
Related Publications
Loading Related Publications...
International Classification(s)
- [Classification Symbol]
- [Patents Count]
Cited Art
| Patent Info | (Count) | # Cites | Year |
|---|---|---|---|
|
|
|||
| 6,483,505 Method and apparatus for multipass pixel processing | 23 | 2000 | |
| 6,943,800 Method and apparatus for updating state data | 14 | 2001 | |
|
|
|||
| 6,289,432 Sharing segments of storage by enabling the sharing of page tables | 9 | 1998 | |
| 6,339,813 Memory system for permitting simultaneous processor access to a cache line and sub-cache line sectors fill and writeback to a system memory | 40 | 2000 | |
|
|
|||
| 2005/0243,094 Systems and methods for providing an enhanced graphics pipeline | 37 | 2004 | |
| 6,963,345 API communications for vertex and pixel shaders | 20 | 2004 | |
|
|
|||
| 6,141,732 Burst-loading of instructions into processor cache by execution of linked jump instructions embedded in cache line size blocks | 13 | 1998 | |
| 2005/0256,976 Method and system for extended memory with user mode input/output operations | 8 | 2004 | |
|
|
|||
| 2003/0163,675 Context switching system for a multi-thread execution pipeline loop and method of operation thereof | 4 | 2002 | |
|
|
|||
| 2003/0112,742 System and method for multiple-threaded access to a database | 2 | 2002 | |
|
|
|||
| 5,821,940 Computer graphics vertex index cache system for polygons | 59 | 1992 | |
|
|
|||
| 5,274,811 Method for quickly acquiring and using very long traces of mixed system and user memory references | 74 | 1989 | |
|
|
|||
| 7,136,488 Microprocessor using asynchronous public key decryption processing | 9 | 2002 | |
|
|
|||
| 6,088,044 Method for parallelizing software graphics geometry pipeline rendering | 39 | 1998 | |
|
|
|||
| 6,980,209 Method and system for scalable, dataflow-based, programmable processing of graphics data | 46 | 2002 | |
|
|
|||
| 6,268,874 State parser for a multi-stage graphics pipeline | 6 | 1998 | |
Patent Citation Ranking
Maintenance Fees
| Fee | Large entity fee | small entity fee | micro entity fee | due date |
|---|---|---|---|---|
| 3.5 Year Payment | $1600.00 | $800.00 | $400.00 | Jul 10, 2015 |
| 7.5 Year Payment | $3600.00 | $1800.00 | $900.00 | Jul 10, 2019 |
| 11.5 Year Payment | $7400.00 | $3700.00 | $1850.00 | Jul 10, 2023 |
| Fee | Large entity fee | small entity fee | micro entity fee |
|---|---|---|---|
| Surcharge - 3.5 year - Late payment within 6 months | $160.00 | $80.00 | $40.00 |
| Surcharge - 7.5 year - Late payment within 6 months | $160.00 | $80.00 | $40.00 |
| Surcharge - 11.5 year - Late payment within 6 months | $160.00 | $80.00 | $40.00 |
| Surcharge after expiration - Late payment is unavoidable | $700.00 | $350.00 | $175.00 |
| Surcharge after expiration - Late payment is unintentional | $1,640.00 | $820.00 | $410.00 |