Error correction method with instruction level rollback

Number of patents in Portfolio can not be more than 2000

United States of America Patent

PATENT NO 8095825
APP PUB NO 20070180317A1
SERIAL NO

11623441

Stats

ATTORNEY / AGENT: (SPONSORED)

Importance

Loading Importance Indicators... loading....

Abstract

See full text

This method is an error correction method such that, when an error is detected in a CPU with pipeline structure, a content of a register file is restored by a delayed register file which holds an execute completion state of an [Instruction N] correctly executed before this error, and a rollback control that re-executes an instruction from the [Instruction N+1] which is the next instruction of the [Instruction N] is performed. The method collects a parity check result of arbitrary Flip-Flops existing inside the CPU, and detects an error. As a result, the content of the register file is restored into the instruction execute completion state preceding to the instruction range likely to malfunction by the error, and the instruction can be roll backed from the beginning of the instruction range likely having malfunctioned by the error.

Loading the Abstract Image... loading....

First Claim

See full text

Family

Loading Family data... loading....

Patent Owner(s)

  • RENESAS ELECTRONICS CORPORATION

International Classification(s)

  • [Classification Symbol]
  • [Patents Count]

Inventor(s)

Inventor Name Address # of filed Patents Total Citations
Hagiwara, Kesami Koganei, JP 19 523
Hirotsu, Teppei Hitachi, JP 56 631
Sakata, Teruaki Hitachi, JP 19 484
Yamada, Hiromichi Hitachi, JP 125 1753

Cited Art Landscape

Load Citation

Patent Citation Ranking

Forward Cite Landscape

Load Citation