Integrated circuit packaging system with through via die having pedestal and recess and method of manufacture thereof

Number of patents in Portfolio can not be more than 2000

United States of America Patent

PATENT NO 8119447
SERIAL NO

12486271

Stats

ATTORNEY / AGENT: (SPONSORED)

Importance

Loading Importance Indicators... loading....

Abstract

See full text

A method of manufacture of an integrated circuit packaging system includes: providing a structure having a via filled with conductive material completely through the structure, a recess, and a pedestal portion bordering the recess; mounting a semiconductor device inside the recess in the structure; and encapsulating the structure and the semiconductor device in an encapsulation.

Loading the Abstract Image... loading....

First Claim

See full text

Family

Loading Family data... loading....

Patent Owner(s)

Patent OwnerAddress
STATS CHIPPAC PTE LTDSINGAPORE

International Classification(s)

  • [Classification Symbol]
  • [Patents Count]

Inventor(s)

Inventor Name Address # of filed Patents Total Citations
Chua, Linda Pei Ee Singapore, SG 140 2880
Do, Byung Tai Singapore, SG 246 5341
Pagaila, Reza Argenty Singapore, SG 44 1102

Cited Art Landscape

Load Citation

Patent Citation Ranking

Forward Cite Landscape

Load Citation