Wire bond interconnection and method of manufacture thereof

Number of patents in Portfolio can not be more than 2000

United States of America Patent

PATENT NO 8129263
APP PUB NO 20110266700A1
SERIAL NO

13178331

Stats

ATTORNEY / AGENT: (SPONSORED)

Importance

Loading Importance Indicators... loading....

Abstract

See full text

A method of manufacture of a semiconductor package includes: providing a substrate; mounting a semiconductor die on the substrate, the semiconductor die having a die pad; mounting a lead finger on the substrate; attaching a support pedestal on sides of the lead finger; and attaching a wire interconnection between the die pad and the support pedestal, the wire interconnection having a ball bond on the die pad and a stitch bond on the support pedestal.

Loading the Abstract Image... loading....

First Claim

See full text

Family

Loading Family data... loading....

Patent Owner(s)

Patent OwnerAddress
STATS CHIPPAC PTE LTD5 YISHUN STREET 23 SINGAPORE

International Classification(s)

  • [Classification Symbol]
  • [Patents Count]

Inventor(s)

Inventor Name Address # of filed Patents Total Citations
Jang, Ki-Youn Ichon-si, KR 13 363
Kim, Chul-Sik Ichon-si, KR 6 28
Kim, Jong-Kook Suwon, KR 22 197
Lee, Hun-Teak Ichon, KR 6 35
Pendse, Rajendra D Fremont, US 164 3001

Cited Art Landscape

Load Citation

Patent Citation Ranking

Forward Cite Landscape

Load Citation