US Patent No: 8,143,915

Number of patents in Portfolio can not be more than 2000

IC with deskewing circuits

2 Status Updates

Stats

ALSO PUBLISHED AS: 20110089969
ATTORNEY / AGENT: (SPONSORED)
 

Importance

Loading Importance Indicators... loading....

Abstract

Some embodiments provide a configurable integrated circuit (IC) comprising multiple deskew circuits for delaying data passage. Each of the deskew circuits comprises a stepwise delay circuit with multiple outputs and an input selection circuit with multiple inputs. Multiple outputs connect to multiple inputs.

Loading the Abstract Image... loading....

First Claim

Related Publications

Loading Related Publications... loading....

Patent Owner(s)

Patent OwnerAddressTotal Patents
TABULA, INC.SANTA CLARA, CA151

International Classification(s)

  • [Classification Symbol]
  • [Patents Count]

Inventor(s)

Inventor Name Address # of filed Patents Total Citations
Hutchings, Brad Fremont, CA 78 849

Cited Art

Patent Info (Count) # Cites Year
 
XILINX, INC. (38)
5,426,378 Programmable logic device which stores more than one configuration and means for switching configurations 386 1994
5,521,835 Method for programming an FPLD using a library-based technology mapping algorithm 173 1994
5,640,106 Method and structure for loading data into several IC devices 80 1995
5,600,263 Configuration modes for a time multiplexed programmable logic device 155 1995
5,629,637 Method of time multiplexing a programmable logic device 146 1995
5,646,545 Time multiplexed programmable logic device 255 1995
5,701,441 Computer-implemented method of optimizing a design in a time multiplexed programmable logic device 154 1995
5,761,483 Optimizing and operating a time multiplexed programmable logic device 160 1995
5,578,946 Input synchronization mechanism for inside/outside clock 24 1995
5,610,829 Method for programming an FPLD using a library-based technology mapping algorithm 170 1996
5,811,985 Output multiplexer circuit for input/output block 38 1997
5,944,813 FPGA input output buffer with registered tristate enable 129 1997
5,825,662 Computer-implemented method of optimizing a time multiplexed programmable logic device 186 1997
6,049,222 Configuring an FPGA using embedded memory 120 1997
6,084,429 PLD having a window pane architecture with segmented and staggered interconnect wiring between logic block arrays 194 1998
6,430,736 Method and apparatus for evolving configuration bitstreams 72 1999
6,204,687 Method and structure for configuring FPGAS 141 1999
6,691,266 Bus mastering debugging system for integrated circuits 18 1999
6,255,849 On-chip self-modification for PLDs 138 2000
6,459,646 Bank-based configuration and reconfiguration for programmable logic in a system on a chip 22 2000
6,802,026 Parameterizable and reconfigurable debugger core generators 51 2001
6,480,954 Method of time multiplexing a programmable logic device 200 2001
6,601,227 Method for making large-scale ASIC using pre-engineered long distance routing structure 239 2001
6,668,237 Run-time reconfigurable testing of programmable logic devices 65 2002
6,898,776 Method for concurrently programming a plurality of in-system-programmable logic devices by grouping devices to achieve minimum configuration time 14 2002
6,829,756 Programmable logic device with time-multiplexed interconnect 130 2002
6,889,368 Method and apparatus for localizing faults within a programmable logic device 30 2002
6,894,527 Evolved circuits for bitstream protection 69 2003
6,870,397 Input/output circuit with user programmable functions 18 2003
7,138,827 Programmable logic device with time-multiplexed interconnect 116 2004
7,218,137 Reconfiguration port for dynamic reconfiguration 42 2004
7,191,372 Integrated data download 19 2004
7,085,858 Configuration in a configurable system on a chip 27 2004
7,330,912 Configuration in a configurable system on a chip 18 2004
7,233,169 Bidirectional register segmented data busing 25 2005
7,212,448 Method and apparatus for multiple context and high reliability operation of programmable logic devices 116 2005
7,589,557 Reversible input/output delay line for bidirectional input/output blocks 10 2006
7,733,123 Implementing conditional statements in self-timed logic circuits 16 2009
 
TABULA, INC. (27)
7,126,373 Configurable logic circuits with commutative properties 21 2004
7,157,933 Configurable circuits, IC's, and systems 27 2004
7,193,440 Configurable circuits, IC's, and systems 56 2004
7,224,182 Hybrid configurable circuit for a configurable IC 71 2005
7,230,869 Method and apparatus for accessing contents of memory cells 31 2005
7,298,169 Hybrid logic/interconnect circuit in a configurable IC 31 2005
7,375,550 Configurable IC with packet switch configuration network 24 2006
7,443,196 Configuration network for a configurable IC 31 2006
7,492,186 Runtime loading of configuration data in a configurable IC 17 2006
7,512,850 Checkpointing user design states in a configurable IC 19 2006
7,548,085 Random access of user design states in a configurable IC 15 2006
7,550,991 Configurable IC with trace buffer and/or logic analyzer functionality 15 2006
7,788,478 Accessing multiple user states concurrently in a configurable IC 11 2006
7,501,855 Transport network for a configurable IC 16 2007
7,579,867 Restructuring data from a trace buffer of a configurable IC 13 2007
7,595,655 Retrieving data from a configurable IC 19 2007
7,652,498 Integrated circuit with delay selecting input selection circuitry 21 2007
7,839,162 Configurable IC with deskewing circuits 10 2007
2009/0002,020 DYNAMICALLY TRACKING DATA VALUES IN A CONFIGURABLE IC 16 2007
2009/0007,027 TRANSLATING A USER DESIGN IN A CONFIGURABLE IC FOR DEBUGGING THE USER DESIGN 12 2007
7,548,090 Configurable IC with packet switch network 16 2008
7,696,780 Runtime loading of configuration data in a configurable IC 20 2008
2011/0029,830 INTEGRATED CIRCUIT (IC) WITH PRIMARY AND SECONDARY NETWORKS AND DEVICE CONTAINING SUCH AN IC 9 2008
7,728,617 Debug network for a configurable IC 12 2008
7,973,558 Integrated circuit with delay selecting input selection circuitry 6 2009
2011/0060,546 Intergrated circuit (IC) with primary and secondary networks and device containing such IC 11 2010
2011/0068,820 Micro-Granular Delay Testing of Configurable ICs 6 2010
 
ALTERA CORPORATION (15)
6,182,247 Embedded logic analyzer for a programmable logic device 93 1997
6,057,707 Programmable logic device incorporating a memory efficient interconnection device 19 1998
6,389,558 Embedded logic analyzer for a programmable logic device 123 2000
2001/0033,188 Clock data recovery circuitry associated with programmable logic device circuitry 117 2001
6,460,148 Enhanced embedded logic analyzer 66 2001
6,810,513 Method and apparatus of programmable interconnect array with configurable multiplexer 34 2002
6,750,675 Programmable logic devices with multi-standard byte synchronization and channel alignment for communication 52 2002
6,704,889 Enhanced embedded logic analyzer 105 2002
6,897,678 Programmable logic device with circuitry for observing programmable logic circuit signals and for preloading programmable logic circuits 19 2002
2003/0033,584 Programmable logic device with circuitry for observing programmable logic circuit signals and for preloading programmable logic circuits 14 2002
7,064,577 Method and apparatus for supporting variable speed configuration hardware 57 2003
7,120,883 Register retiming technique 35 2003
7,112,992 Configuration shift register 76 2004
2006/0125,517 Techniques for optimizing design of a hard intellectual property block for data transmission 13 2004
7,818,705 Method and apparatus for implementing a field programmable gate array architecture with programmable clock skew 12 2005
 
CADENCE DESIGN SYSTEMS, INC. (5)
5,452,239 Method of removing gated clocks from the clock nets of a netlist for timing sensitive implementation of the netlist in a hardware emulation system 235 1993
5,920,712 Emulation system having multiple emulator clock cycles per emulated clock cycle 44 1996
6,446,249 Emulation circuit with a hold time algorithm, logic and analyzer and shadow memory 52 2000
6,539,535 Programmable logic device having integrated probing structures 26 2001
2008/0276,208 OPTIMIZING INTEGRATED CIRCUIT DESIGN THROUGH USE OF SEQUENTIAL TIMING INFORMATION 15 2007
 
FUJITSU LIMITED (3)
6,018,559 Chain-connected shift register and programmable logic circuit whose logic function is changeable in real time 75 1996
6,404,224 Chain-connected shift register and programmable logic circuit whose logic function is changeable in real time 122 1999
6,937,681 Skew correction apparatus 24 2001
 
LATTICE SEMICONDUCTOR CORPORATION (3)
6,725,442 Scalable and parallel processing methods and structures for testing configurable interconnect network in FPGA device 42 2002
7,095,247 Configuring FPGAs and the like using one or more serial memory devices 34 2004
7,088,132 Configuring FPGAs and the like using one or more serial memory devices 27 2005
 
SYNOPSYS, INC. (3)
5,822,217 Method and apparatus for improving circuit retiming 20 1995
6,711,729 Methods and apparatuses for designing integrated circuits using automatic reallocation techniques 35 2000
2008/0028,347 Transformation of IC designs for formal verification 18 2006
 
ALCATEL-LUCENT USA INC. (2)
7,467,335 Method and apparatus for synchronizing data channels using an alternating parity deskew channel 15 2005
2007/0006,053 Method and apparatus for synchronizing data channels using an alternating parity deskew channel 20 2005
 
FREESCALE SEMICONDUCTOR, INC. (2)
6,823,224 Data processing system having an on-chip background debug system and method therefor 24 2001
7,737,740 Integrated circuit with a programmable delay and a method thereof 6 2007
 
INTERNATIONAL BUSINESS MACHINES CORPORATION (2)
5,732,246 Programmable array interconnect latch 155 1995
6,791,352 Method and apparatus for debugging a chip 29 2002
 
MICRON TECHNOLOGY, INC. (2)
2005/0160,216 MEMORY SYSTEM AND METHOD FOR ASSIGNING ADDRESSES TO MEMORY DEVICES 2005
2005/0160,216 MEMORY SYSTEM AND METHOD FOR ASSIGNING ADDRESSES TO MEMORY DEVICES 2005
 
ACTEL CORPORATION (1)
7,112,993 Non-volatile memory configuration scheme for volatile-memory-based programmable circuits in an FPGA 19 2004
 
ADVANTEST CORPORATION (1)
2003/0217,345 Event based IC test system 20 2002
 
AGERE SYSTEMS INC. (1)
7,219,265 System and method for debugging system-on-chips 18 2003
 
AGILENT TECHNOLOGIES, INC. (1)
5,654,650 High throughput FPGA control interface 52 1995
 
AKYA (HOLDINGS) LIMITED (1)
2007/0143,577 RECONFIGURABLE INTEGRATED CIRCUIT 109 2007
 
ALCATEL USA, CORP. (1)
5,291,489 Interprocessor switching network 46 1992
 
ALGOTRONIX, LTD. (1)
7,203,842 Method and apparatus for secure configuration of a field programmable gate array 33 2000
 
AVAYA HOLDINGS LIMITED (1)
6,546,464 Method and apparatus for increasing data rates in a data network while maintaining system coherency 18 1999
 
BROADCOM CORPORATION (1)
6,996,738 Robust and scalable de-skew method for data path skew control 20 2002
 
CYPRESS SEMICONDUCTOR CORPORATION (1)
7,231,339 Event architecture and method for configuring same 29 2002
 
EASIC CORPORATION (1)
2006/0176,075 Customizable and Programmable Cell Array 24 2006
 
EMC CORPORATION (1)
6,681,353 Methods and apparatus for obtaining a trace of a digital signal within a field programmable gate array device 45 2000
 
HEWLETT-PACKARD COMPANY (1)
5,751,735 Integrated debug trigger method and apparatus for an integrated circuit 40 1996
 
INTEL CORPORATION (1)
2003/0100,133 System-on-chip breakpoint synchronization 24 2001
 
LOCKHEED MARTIN CORPORATION (1)
2006/0251,416 Switching module 24 2006
 
LSI LOGIC CORPORATION (1)
6,829,751 Diagnostic architecture using FPGA core in system on a chip design 21 2000
 
MOTOROLA SOLUTIONS, INC. (1)
6,959,397 Programmable skew clock signal generator selecting one of a plurality of delayed reference clock signals in response to a phase accumulator output 15 2003
 
NATIONAL INSTRUMENTS CORPORATION (1)
2005/0046,458 Digital delay elements constructed in a programmable logic device 19 2003
 
NEC CORPORATION (1)
6,172,521 Programmable logic IC having memories for previously storing a plurality of configuration data and a method of reconfigurating same 105 1998
 
NORTHROP GRUMMAN SYSTEMS CORPORATION (1)
5,640,107 Method for in-circuit programming of a field-programmable gate array configuration memory 86 1995
 
PIE DESIGNS SYSTEMS, INC. (1)
5,425,036 Method and apparatus for debugging reconfigurable emulation systems 228 1992
 
RENESAS ELECTRONICS CORPORATION (1)
6,684,348 Circuit for processing trace information 49 1999
 
RICHTER, THOMAS, MR. (1)
7,010,667 Internal bus system for DFPS and units with two- or multi-dimensional programmable cell architectures, for managing large volumes of data with a high interconnection complexity 132 2002
 
SILICON STORAGE TECHNOLOGY, INC. (1)
7,786,749 Programmable integrated circuit having built in test circuit 9 2009
 
SUN MICROSYSTEMS, INC. (1)
7,200,776 System and method for generating trace data in a computing system 25 2002
 
TEXAS INSTRUMENTS INCORPORATED (1)
6,614,703 Method and system for configuring integrated systems on a chip 44 2001
 
THE REGENTS OF THE UNIVERSITY OF CALIFORNIA (1)
5,596,743 Field programmable logic device with dynamic interconnections to a dynamic logic core 69 1995
 
THE UNIVERSITY OF NORTH CAROLINA AT CHAPEL HILL (1)
7,412,343 Methods for delay-fault testing in field-programmable gate arrays 13 2003
 
UNIVERSITY OF KENTUCKY RESEARCH FOUNDATION (1)
6,003,150 Method for testing field programmable gate arrays 47 1997
 
VERISITY DESIGNS, INC., A CALIFORNIA CORPORATION (1)
6,810,442 Memory mapping system and method 133 2001
 
VESSELINA KAPLINSKY MARITAL TRUST DATED NOVEMBER 11, 1999, THE (1)
5,796,268 Programmable logic device with partial switch matrix and bypass mechanism 39 1996
 
OTHER [CHECK PATENT PROFILE FOR ASSIGNMENT INFORMATION] (4)
2010/0156,456 Integrated Circuit with Delay Selecting Input Selection Circuitry 8 2009
2010/0289,520 Debug Network for a Configurable IC 5 2010
2010/0295,574 Runtime Loading of Configuration Data in a Configurable IC 5 2010
2011/0060,896 Accessing Multiple User States Concurrently in a Configurable IC 9 2010

Patent Citation Ranking

Forward Cites

Patent Info (Count) # Cites Year
 
TABULA, INC. (4)
8,412,990 Dynamically tracking data values in a configurable IC 0 2007
8,433,891 Accessing multiple user states concurrently in a configurable IC 0 2010
8,295,428 Trigger circuits and event counters for an IC 0 2011
8,429,579 Translating a user design in a configurable IC for debugging the user design 0 2011

Maintenance Fees

Fee Large entity fee small entity fee micro entity fee due date
3.5 Year Payment $1600.00 $800.00 $400.00 Sep 27, 2015
7.5 Year Payment $3600.00 $1800.00 $900.00 Sep 27, 2019
11.5 Year Payment $7400.00 $3700.00 $1850.00 Sep 27, 2023
Fee Large entity fee small entity fee micro entity fee
Surcharge - 3.5 year - Late payment within 6 months $160.00 $80.00 $40.00
Surcharge - 7.5 year - Late payment within 6 months $160.00 $80.00 $40.00
Surcharge - 11.5 year - Late payment within 6 months $160.00 $80.00 $40.00
Surcharge after expiration - Late payment is unavoidable $700.00 $350.00 $175.00
Surcharge after expiration - Late payment is unintentional $1,640.00 $820.00 $410.00