US Patent No: 8,161,438

Number of patents in Portfolio can not be more than 2000

Determining mutual inductance between intentional inductors

Stats

ALSO PUBLISHED AS: 20060282492
See full text
ATTORNEY / AGENT: (SPONSORED)

Importance

Loading Importance Indicators... loading....

Abstract

See full text

Various methods for analyzing mutual inductance in an integrated circuit layout are disclosed. In one exemplary embodiment, for example, circuit design information indicative of a first inductor and a second inductor is received. A dipole moment associated with the first inductor is determined, where the magnetic field associated with the dipole moment is representative of magnetic fields created by respective turns in the first inductor. A mutual inductance between the first inductor and the second inductor is determined by determining a magnetic flux of the magnetic field of the dipole moment through surfaces bounded by respective wire segments of the second inductor.

Loading the Abstract Image... loading....

First Claim

See full text

all claims..

Related Publications

Loading Related Publications... loading....

Patent Owner(s)

Patent OwnerAddressTotal Patents
MENTOR GRAPHICS CORPORATIONWILSONVILLE, OR886

International Classification(s)

  • [Classification Symbol]
  • [Patents Count]

Inventor(s)

Inventor Name Address # of filed Patents Total Citations
Escovar, Rafael 38000 Grenoble, FR 21 114
Ortiz, Salvador 38000 Grenoble, FR 19 89
Suaya, Roberto 38240 Meylan, FR 35 155

Cited Art Landscape

Patent Info (Count) # Cites Year
 
MENTOR GRAPHICS CORPORATION (13)
6,934,669 Capacitance measurements for an integrated circuit 18 1999
7,099,808 Capacitance and transmission line measurements for an integrated circuit 6 2001
7,013,442 Synthesis strategies based on the appropriate use of inductance effects 13 2002
7,496,871 Mutual inductance extraction using dipole approximations 5 2004
2005/0120,316 Mutual inductance extraction using dipole approximations 23 2004
7,260,796 Capacitance measurements for an integrated circuit 6 2005
7,426,706 Synthesis strategies based on the appropriate use of inductance effects 8 2006
7,454,300 Extracting high frequency impedance in a circuit design using broadband representations 7 2007
2007/0226,659 Extracting high frequency impedance in a circuit design using an electronic design automation tool 20 2007
2008/0276,207 Modeling the skin effect using efficient conduction mode techniques 4 2008
2009/0013,300 SYNTHESIS STRATEGIES BASED ON THE APPROPRIATE USE OF INDUCTANCE EFFECTS 6 2008
2009/0172,613 Mutual Inductance extraction using dipole approximations 6 2009
2009/0228,847 HIGH-FREQUENCY VLSI INTERCONNECT AND INTENTIONAL INDUCTOR IMPEDANCE EXTRACTION IN THE PRESENCE OF A MULTI-LAYER CONDUCTIVE SUBSTRATE 7 2009
 
INTERNATIONAL BUSINESS MACHINES CORPORATION (3)
5,826,215 Method and computer program product for stable integral equation models 14 1997
6,311,313 X-Y grid tree clock distribution network with tunable tree and grid networks 95 1998
6,295,634 Wiring design apparatus, wiring determination apparatus and methods thereof 99 1999
 
APACHE DESIGN, INC. (2)
6,381,730 Method and system for extraction of parasitic interconnect impedance including inductance 42 1999
6,643,831 Method and system for extraction of parasitic interconnect impedance including inductance 146 2002
 
CARNEGIE MELLON UNIVERSITY (2)
7,096,174 Systems, methods and computer program products for creating hierarchical equivalent circuit models 11 2001
6,820,245 Methods, systems, and computer program products for modeling inductive effects in a circuit by combining a plurality of localized models 9 2002
 
MATSUSHITA ELECTRIC INDUSTRIAL CO., LTD. (2)
5,767,009 Structure of chip on chip mounting preventing from crosstalk noise 31 1997
7,350,175 Circuit board design system, design data analysis method and recording medium with analysis program recorded thereon 9 2005
 
NEC CORPORATION (2)
6,378,080 Clock distribution circuit 19 1999
6,938,231 Method and system for designing circuit layout 11 2002
 
APACHE DESIGN SOLUTIONS, INC. (1)
6,981,230 On-chip power-ground inductance modeling using effective self-loop-inductance 12 2002
 
BRIDGE CROSSING, LLC (1)
6,742,165 System, method and computer program product for web-based integrated circuit design 49 2001
 
CADENCE DESIGN SYSTEMS, INC. (1)
6,578,174 Method and system for chip design using remotely located resources 139 2001
 
COMBUSTION DYNAMICS CORP. (1)
6,966,040 Systems and methods for operating an electromagnetic actuator 11 2003
 
CONEXANT SYSTEMS, INC. (1)
6,588,002 Method and system for predictive layout generation for inductors with reduced design cycle 21 2001
 
FUJITSU LIMITED (1)
6,604,225 Calculation of electromagnetic field intensity by moment method 12 1996
 
GE MEDICAL SYSTEMS GLOBAL TECHNOLOGY COMPANY, LLC (1)
7,096,148 Magnetic tracking system 35 2004
 
GENERAL ELECTRIC COMPANY (1)
5,436,564 Bio-potential signal processor for magnetic resonance imaging 37 1992
 
GENERAL INSTRUMENT CORPORATION (1)
7,078,987 Narrow band-pass tuned resonator filter topologies having high selectivity, low insertion loss and improved out-of-band rejection over extended frequency ranges 4 1999
 
GOOGLE INC. (1)
6,651,230 Method for reducing design effect of wearout mechanisms on signal skew in integrated circuit design 13 2001
 
HEWLETT-PACKARD COMPANY (1)
6,434,724 Method for extracting inductance parameters from a circuit design 14 2000
 
HEWLETT-PACKARD DEVELOPMENT COMPANY, L.P. (1)
6,487,703 Method and system for screening a VLSI design for inductive coupling noise 14 2001
 
INTELLECTUAL VENTURES FUND 70 LLC (1)
2007/0018,767 Fabrication of inductors in transformer based tank circuitry 7 2005
 
KOREA ADVANCED INSTITUTE OF SCIENCE AND TECHNOLOGY (1)
5,781,009 Two-coil apparatus for measuring the absolute value of magnetic penetration depth .lambda. of superconductor films 10 1996
 
LSI LOGIC CORPORATION (1)
6,327,696 Method and apparatus for zero skew routing from a fixed H trunk 19 1998
 
MICROSOFT CORPORATION (1)
2002/0135,621 Auto thumbnail gallery 16 2001
 
NEC ELECTRONICS CORPORATION (1)
6,053,950 Layout method for a clock tree in a semiconductor device 25 1998
 
Picker International, Inc. (1)
5,998,999 Volume RF coils with integrated high resolution focus coils for magnetic resonance imaging 49 1997
 
SKYWORKS SOLUTIONS, INC. (1)
6,459,352 On-chip transformers 12 2001
 
The Trustees of Columbia University in the City of New York (1)
6,453,444 Method for extraction of inductances in integrated circuits 28 2000
 
Other [Check patent profile for assignment information] (2)
5,973,495 Method and apparatus for eliminating mutual inductance effects in resonant coil assemblies 27 1998
2004/0158,801 Method of manufacturing an inductor 6 2004

Patent Citation Ranking

Forward Cite Landscape

Patent Info (Count) # Cites Year
 
MENTOR GRAPHICS CORPORATION (2)
8,549,449 Mutual inductance extraction using dipole approximations 0 2009
8,650,522 Determining mutual inductance between intentional inductors 0 2012

Maintenance Fees

Fee Large entity fee small entity fee micro entity fee due date
3.5 Year Payment $1600.00 $800.00 $400.00 Oct 17, 2015
7.5 Year Payment $3600.00 $1800.00 $900.00 Oct 17, 2019
11.5 Year Payment $7400.00 $3700.00 $1850.00 Oct 17, 2023
Fee Large entity fee small entity fee micro entity fee
Surcharge - 3.5 year - Late payment within 6 months $160.00 $80.00 $40.00
Surcharge - 7.5 year - Late payment within 6 months $160.00 $80.00 $40.00
Surcharge - 11.5 year - Late payment within 6 months $160.00 $80.00 $40.00
Surcharge after expiration - Late payment is unavoidable $700.00 $350.00 $175.00
Surcharge after expiration - Late payment is unintentional $1,640.00 $820.00 $410.00