Stackable circuit structures and methods of fabrication thereof

Number of patents in Portfolio can not be more than 2000

United States of America Patent

PATENT NO 8169065
APP PUB NO 20110147911A1
SERIAL NO

12644380

Stats

ATTORNEY / AGENT: (SPONSORED)

Importance

Loading Importance Indicators... loading....

Abstract

See full text

Stackable circuit structures and methods of fabrication are provided employing first level metallization directly on a chips-first layer(s), which includes: a chip(s), each with a pad mask over its upper surface and openings exposing its contact pads; electrically conductive structures; and structural dielectric material surrounding the side surfaces of the chips and the conductive structures. Each chips-first layer further includes a metallization layer on the front surface of the layer, residing at least partially on the pad mask and extending over an edge of the chip. Together, the pad mask and the structural material electrically isolate the metallization layer from the chip. Input/output interconnect structures physically and electrically contact the metallization layer over the front surface and/or the lower surfaces of the electrically conductive structures at the back surface of the chips-first layer, to facilitate input/output connection to chips of the layers in a stack.

Loading the Abstract Image... loading....

First Claim

See full text

Family

Loading Family data... loading....

Patent Owner(s)

Patent OwnerAddress
EPIC TECHNOLOGIES INC500 W CUMMINGS PARK SUITE 6950 WOBURN MA 01801

International Classification(s)

  • [Classification Symbol]
  • [Patents Count]

Inventor(s)

Inventor Name Address # of filed Patents Total Citations
Eichelberger, Charles W Wakefield, US 110 7657
Kohl, James E Reading, US 27 2033

Cited Art Landscape

Load Citation

Patent Citation Ranking

Forward Cite Landscape

Load Citation