Circuit design tools that support devices with real-time phase-locked loop reconfiguration capabilities

Number of patents in Portfolio can not be more than 2000

United States of America Patent

PATENT NO 8171443
SERIAL NO

13110793

Stats

ATTORNEY / AGENT: (SPONSORED)

Importance

Loading Importance Indicators... loading....

Abstract

See full text

Computer-aided-design tools are provided that support real-time phase-locked loop reconfiguration with a single design compilation. Each design compilation may involve operations such as logic synthesis and place and route operations. A circuit designer who is designing an integrated circuit may supply circuit design data. The circuit design data may include design data for multiple configurations of a phase-locked loop. By using a phase-locked loop scan chain initialization file generator engine located in a CAD tool design input wizard, the computer-aided-design tools may produce multiple phase-locked loop initialization files without performing a design compilation. The CAD tools may process one or more initialization files and the circuit design data to produce output data. The output data may include configuration data to implement the circuit design. The output data may also include warning messages that indicate when phase-locked loop settings in an initialization file do not match settings in the circuit design.

Loading the Abstract Image... loading....

First Claim

See full text

Family

Loading Family data... loading....

Patent Owner(s)

Patent OwnerAddress
ALTERA CORPORATIONSAN JOSE CA

International Classification(s)

  • [Classification Symbol]
  • [Patents Count]

Inventor(s)

Inventor Name Address # of filed Patents Total Citations
Chan, Ian Eu Meng Gelugor, MY 4 4
Tharmalingam, Kumara San Jose, US 17 304

Cited Art Landscape

Load Citation

Patent Citation Ranking

Forward Cite Landscape

Load Citation