US Patent No: 8,176,478
Number of patents in Portfolio can not be more than 2000
Process for running programs on processors and corresponding processor system
Stats
-
May 8, 2012
Issued date -
Jun 27, 2008
filing date -
12/147,999
serial no -
In Force
status
Importance
Loading Importance Indicators...
Abstract
Programs having a given instruction-set architecture are executed on a multiprocessor system comprising a plurality of processors, for example of a VLIW type, each of said processors being able to execute, at each processing cycle, a respective maximum number of instructions. The instructions are compiled as instruction words of given length executable on a first processor. At least some of the instruction words of given length are converted into modified-instruction words executable on a second processor. The operation of modifying comprises in turn at least one operation chosen in the group consisting of: splitting the instruction words into modified-instruction words; and entering no-operation instructions in the modified-instruction words.
Loading the Abstract Image...
First Claim
Related Publications
Loading Related Publications...
International Classification(s)
- [Classification Symbol]
- [Patents Count]
Cited Art
| Patent Info | (Count) | # Cites | Year |
|---|---|---|---|
|
|
|||
| 5,031,096 Method and apparatus for compressing the execution time of an instruction stream executing in a pipelined processor | 17 | 1988 | |
| 5,951,674 Object-code compatible representation of very long instruction word programs | 51 | 1996 | |
| 6,651,082 Method for dynamically changing load balance and computer | 32 | 1999 | |
| 2001/0022,842 Method, apparatus and storage medium for adjusting the phase of sound from multiple speaker units | 2001 | ||
|
|
|||
| 5,634,135 Microprocessor with priority determination and priority based instruction selection | 5 | 1991 | |
| 6,298,370 Computer operating process allocating tasks between first and second processors at run time based upon current processor load | 249 | 1997 | |
| 6,799,266 Methods and apparatus for reducing the size of code with an exposed pipeline by encoding NOP operations as instruction operands | 6 | 2000 | |
|
|
|||
| 7,546,445 Information processor having delayed branch function with storing delay slot information together with branch history information | 1 | 2003 | |
| 2003/0226,003 Information processor having delayed branch function | 2 | 2003 | |
|
|
|||
| 6,219,779 Constant reconstructing processor which supports reductions in code size | 8 | 1998 | |
| 6,367,067 Program conversion apparatus for constant reconstructing VLIW processor | 15 | 1998 | |
|
|
|||
| 2004/0039,900 Processor, program conversion apparatus, program conversion method, and computer program | 7 | 2003 | |
| RE41751 Instruction converting apparatus using parallel execution code | 2 | 2003 | |
|
|
|||
| 6,950,926 Use of a neutral instruction as a dependency indicator for a set of instructions | 4 | 2001 | |
|
|
|||
| 6,044,450 Processor for VLIW instruction | 48 | 1997 | |
|
|
|||
| 6,892,293 VLIW processor and method therefor | 13 | 1998 | |
|
|
|||
| 6,272,481 Hospital-based integrated medical computer system for processing medical and patient information using specialized functional modules | 31 | 1998 | |
|
|
|||
| 6,615,339 VLIW processor accepting branching to any instruction in an instruction word set to be executed consecutively | 6 | 2000 | |
|
|
|||
| 5,893,143 Parallel processing unit with cache memories storing NO-OP mask bits for instructions | 20 | 1996 | |
|
|
|||
| 6,792,560 Reliable hardware support for the use of formal languages in high assurance systems | 8 | 2000 | |
|
|
|||
| 7,062,634 Processor and a method for handling and encoding no-operation instructions | 3 | 2002 | |
|
|
|||
| 2004/0059,894 Process for running programs on processors and corresponding processor system | 4 | 2003 | |
|
|
|||
| 5,129,077 System for partitioning a massively parallel computer | 94 | 1990 | |
|
|
|||
| 5,787,302 Software for producing instructions in a compressed format for a VLIW processor | 31 | 1996 | |
|
|
|||
| 6,988,183 Methods for increasing instruction-level parallelism in microprocessors and digital system | 27 | 1999 | |
Patent Citation Ranking
Maintenance Fees
| Fee | Large entity fee | small entity fee | micro entity fee | due date |
|---|---|---|---|---|
| 3.5 Year Payment | $1600.00 | $800.00 | $400.00 | Nov 8, 2015 |
| 7.5 Year Payment | $3600.00 | $1800.00 | $900.00 | Nov 8, 2019 |
| 11.5 Year Payment | $7400.00 | $3700.00 | $1850.00 | Nov 8, 2023 |
| Fee | Large entity fee | small entity fee | micro entity fee |
|---|---|---|---|
| Surcharge - 3.5 year - Late payment within 6 months | $160.00 | $80.00 | $40.00 |
| Surcharge - 7.5 year - Late payment within 6 months | $160.00 | $80.00 | $40.00 |
| Surcharge - 11.5 year - Late payment within 6 months | $160.00 | $80.00 | $40.00 |
| Surcharge after expiration - Late payment is unavoidable | $700.00 | $350.00 | $175.00 |
| Surcharge after expiration - Late payment is unintentional | $1,640.00 | $820.00 | $410.00 |