US Patent No: 8,176,478

Number of patents in Portfolio can not be more than 2000

Process for running programs on processors and corresponding processor system

ALSO PUBLISHED AS: 20080270769

Stats

ATTORNEY / AGENT: (SPONSORED)

Importance

Loading Importance Indicators... loading....

Abstract

See full text

Programs having a given instruction-set architecture are executed on a multiprocessor system comprising a plurality of processors, for example of a VLIW type, each of said processors being able to execute, at each processing cycle, a respective maximum number of instructions. The instructions are compiled as instruction words of given length executable on a first processor. At least some of the instruction words of given length are converted into modified-instruction words executable on a second processor. The operation of modifying comprises in turn at least one operation chosen in the group consisting of: splitting the instruction words into modified-instruction words; and entering no-operation instructions in the modified-instruction words.

Loading the Abstract Image... loading....

First Claim

See full text

all claims..

Related Publications

Loading Related Publications... loading....

Patent Owner(s)

Patent OwnerAddressTotal Patents
STMICROELECTRONICS S.R.L.AGRATE BRIANZA, MI2488

International Classification(s)

  • [Classification Symbol]
  • [Patents Count]

Inventor(s)

Inventor Name Address # of filed Patents Total Citations
Borneo, Antonio Maria Matera, IT 15 115
Pau, Danilo Pietro Sesto San Giovanni, IT 32 57
Rovati, Fabrizio Simone Cinisello Balsamo, IT 21 61

Cited Art Landscape

Patent Info (Count) # Cites Year
 
INTERNATIONAL BUSINESS MACHINES CORPORATION (4)
5,031,096 Method and apparatus for compressing the execution time of an instruction stream executing in a pipelined processor 17 1988
5,951,674 Object-code compatible representation of very long instruction word programs 60 1996
6,651,082 Method for dynamically changing load balance and computer 36 1999
2001/0022,842 Method, apparatus and storage medium for adjusting the phase of sound from multiple speaker units 3 2001
 
TEXAS INSTRUMENTS INCORPORATED (3)
5,634,135 Microprocessor with priority determination and priority based instruction selection 6 1991
6,298,370 Computer operating process allocating tasks between first and second processors at run time based upon current processor load 292 1997
6,799,266 Methods and apparatus for reducing the size of code with an exposed pipeline by encoding NOP operations as instruction operands 6 2000
 
HANYANG FRAME CO., LTD. (2)
7,546,445 Information processor having delayed branch function with storing delay slot information together with branch history information 2 2003
2003/0226,003 Information processor having delayed branch function 2 2003
 
MATSUSHITA ELECTRIC INDUSTRIAL CO., LTD. (2)
6,219,779 Constant reconstructing processor which supports reductions in code size 8 1998
6,367,067 Program conversion apparatus for constant reconstructing VLIW processor 17 1998
 
PANASONIC CORPORATION (2)
2004/0039,900 Processor, program conversion apparatus, program conversion method, and computer program 8 2003
RE41751 Instruction converting apparatus using parallel execution code 2 2003
 
ADVANCED MICRO DEVICES, INC. (1)
6,950,926 Use of a neutral instruction as a dependency indicator for a set of instructions 9 2001
 
HITACHI, LTD. (1)
6,044,450 Processor for VLIW instruction 56 1997
 
INTERGRAPH HARDWARE TECHNOLOGIES COMPANY (1)
6,892,293 VLIW processor and method therefor 20 1998
 
LUCENT TECHNOLOGIES INC. (1)
6,272,481 Hospital-based integrated medical computer system for processing medical and patient information using specialized functional modules 41 1998
 
MITSUBISHI DENKI KABUSHIKI KAISHA (1)
6,615,339 VLIW processor accepting branching to any instruction in an instruction word set to be executed consecutively 12 2000
 
RENESAS ELECTRONICS CORPORATION (1)
5,893,143 Parallel processing unit with cache memories storing NO-OP mask bits for instructions 20 1996
 
ROCKSTAR CONSORTIUM US LP (1)
6,792,560 Reliable hardware support for the use of formal languages in high assurance systems 9 2000
 
STMICROELECTRONICS PVT. LTD. (1)
7,062,634 Processor and a method for handling and encoding no-operation instructions 3 2002
 
STMICROELECTRONICS S.R.L. (1)
2004/0059,894 Process for running programs on processors and corresponding processor system 4 2003
 
TM PATENTS, L.P. (1)
5,129,077 System for partitioning a massively parallel computer 97 1990
 
U.S. Philips Corporation (1)
5,787,302 Software for producing instructions in a compressed format for a VLIW processor 34 1996
 
Other [Check patent profile for assignment information] (1)
6,988,183 Methods for increasing instruction-level parallelism in microprocessors and digital system 33 1999

Patent Citation Ranking

Forward Cite Landscape

  • No Forward Cites to Display

Maintenance Fees

Fee Large entity fee small entity fee micro entity fee due date
3.5 Year Payment $1600.00 $800.00 $400.00 Nov 8, 2015
7.5 Year Payment $3600.00 $1800.00 $900.00 Nov 8, 2019
11.5 Year Payment $7400.00 $3700.00 $1850.00 Nov 8, 2023
Fee Large entity fee small entity fee micro entity fee
Surcharge - 3.5 year - Late payment within 6 months $160.00 $80.00 $40.00
Surcharge - 7.5 year - Late payment within 6 months $160.00 $80.00 $40.00
Surcharge - 11.5 year - Late payment within 6 months $160.00 $80.00 $40.00
Surcharge after expiration - Late payment is unavoidable $700.00 $350.00 $175.00
Surcharge after expiration - Late payment is unintentional $1,640.00 $820.00 $410.00