US Patent No: 8,193,051

Number of patents in Portfolio can not be more than 2000

Selective implementation of barrier layers to achieve threshold voltage control in CMOS device fabrication with high-k dielectrics

Stats

ALSO PUBLISHED AS: 20110165767
ATTORNEY / AGENT: (SPONSORED)
 

Importance

Loading Importance Indicators... loading....

Abstract

The present invention provides a semiconductor structure including a semiconductor substrate having a plurality of source and drain diffusion regions located therein, each pair of source and drain diffusion regions are separated by a device channel. The structure further includes a first gate stack of pFET device located on top of some of the device channels, the first gate stack including a high-k gate dielectric, an insulating interlayer abutting the gate dielectric and a fully silicided metal gate electrode abutting the insulating interlayer, the insulating interlayer includes an insulating metal nitride that stabilizes threshold voltage and flatband voltage of the p-FET device to a targeted value and is one of aluminum oxynitride, boron nitride, boron oxynitride, gallium nitride, gallium oxynitride, indium nitride and indium oxynitride. A second gate stack of an nFET devices is located on top remaining device channels, the second gate stack including a high-k gate dielectric and a fully silicided gate electrode located directly atop the high-k gate dielectric.

Loading the Abstract Image... loading....

First Claim

Related Publications

Loading Related Publications... loading....

Patent Owner(s)

Patent OwnerAddressTotal Patents
INTERNATIONAL BUSINESS MACHINES CORPORATIONARMONK, NY68841

International Classification(s)

  • [Classification Symbol]
  • [Patents Count]

Inventor(s)

Inventor Name Address # of filed Patents Total Citations
Bojarczuk,, JR Nestor A - 8 18
Cabral,, Jr Cyril - 68 50
Cartier, Eduard A New York, NY 63 480
Copel, Matthew W Yorktown Heights, NY 45 437
Frank, Martin M New York, NY 66 155
Gousev, Evgeni P Mahopac, NY 35 246
Guha, Supratik Chappaqua, NY 129 651
Jammy, Rajarao Hopewell Junction, NY 112 738
Narayanan, Vijay New York, NY 199 599
Paruchuri, Vamsi K New York, NY 83 311

Cited Art

Patent Info (Count) # Cites Year
 
INTERNATIONAL BUSINESS MACHINES CORPORATION (6)
6,541,079 Engineered high dielectric constant oxide and oxynitride heterostructure gate dielectrics by an atomic beam deposition technique 85 1999
6,831,339 Aluminum nitride and aluminum oxide/aluminum nitride heterostructure gate dielectric stack based field effect transistors and method for forming same 11 2001
6,891,231 Complementary metal oxide semiconductor (CMOS) gate stack with high dielectric constant gate dielectric and integrated diffusion barrier 6 2001
6,846,734 Method and process to make multiple-threshold metal gates CMOS technology 36 2002
2005/0258,491 Threshold and flatband voltage stabilization layer for field effect transistors with high permittivity gate oxides 8 2004
7,271,455 Formation of fully silicided metal gate using dual self-aligned silicide process 7 2004
 
INTEL CORPORATION (2)
5,763,922 CMOS integrated circuit having PMOS and NMOS devices with different gate dielectric layers 114 1997
6,538,278 CMOS integrated circuit having PMOS and NMOS devices with different gate dielectric layers 30 2000
 
APOLLO FIRE DETECTORS LIMITED (1)
6,040,769 Detecting device and an alarm system 13 1999
 
FREESCALE SEMICONDUCTOR, INC. (1)
6,803,248 Chemistry for etching quaternary interface layers on InGaAsP mostly formed between GaAs and InxGa(1-x)P layers 6 2001
 
FUJITSU LIMITED (1)
2004/0185,624 Semiconductor device and method for fabricating the same 4 2004
 
SAMSUNG ELECTRONICS CO., LTD. (1)
6,878,598 Method of forming thick metal silicide layer on gate electrode 4 2003
 
SGS-THOMSON MICROELECTRONICS, INC. (1)
5,668,028 Method of depositing thin nitride layer on gate oxide dielectric 29 1995
 
SHARP LABORATORIES OF AMERICA, INC. (1)
6,407,435 Multilayer dielectric stack and method 192 2000
 
STMICROELECTRONICS S.A. (1)
2005/0079,695 Process for fabricating a transistor with a metal gate, and corresponding transistor 7 2004
 
TAIWAN SEMICONDUCTOR MANUFACTURING COMPANY, LTD. (1)
7,067,379 Silicide gate transistors and method of manufacture 16 2004

Patent Citation Ranking

Forward Cites

  • No Forward Cites to Display

Maintenance Fees

Fee Large entity fee small entity fee micro entity fee due date
3.5 Year Payment $1600.00 $800.00 $400.00 Dec 5, 2015
7.5 Year Payment $3600.00 $1800.00 $900.00 Dec 5, 2019
11.5 Year Payment $7400.00 $3700.00 $1850.00 Dec 5, 2023
Fee Large entity fee small entity fee micro entity fee
Surcharge - 3.5 year - Late payment within 6 months $160.00 $80.00 $40.00
Surcharge - 7.5 year - Late payment within 6 months $160.00 $80.00 $40.00
Surcharge - 11.5 year - Late payment within 6 months $160.00 $80.00 $40.00
Surcharge after expiration - Late payment is unavoidable $700.00 $350.00 $175.00
Surcharge after expiration - Late payment is unintentional $1,640.00 $820.00 $410.00