US Patent No: 8,193,062

Number of patents in Portfolio can not be more than 2000

Asymmetric silicon-on-insulator SRAM cell

Stats

ALSO PUBLISHED AS: 20110073958
ATTORNEY / AGENT: (SPONSORED)
 

Importance

Loading Importance Indicators... loading....

Abstract

A memory cell having N transistors including at least one pair of access transistors, one pair of pull-down transistors, and one pair of pull-up transistors to form a memory cell, wherein N is an integer at least equal to six, wherein each of the access transistors and each of the pull-down transistors is a same one of an n-type or a p-type transistor, and each of the pull-up transistors is the other of an n-type or a p-type transistor, wherein at least one of the pair of the pull down transistors and the pair of the pull up transistors are asymmetric.

Loading the Abstract Image... loading....

First Claim

Related Publications

Loading Related Publications... loading....

Patent Owner(s)

Patent OwnerAddressTotal Patents
INTERNATIONAL BUSINESS MACHINES CORPORATIONARMONK, NY68180

International Classification(s)

  • [Classification Symbol]
  • [Patents Count]

Inventor(s)

Inventor Name Address # of filed Patents Total Citations
Chang, Leland New York, NY 134 638
Sleight, Jeffrey W Ridgefield, CT 203 229

Cited Art

Patent Info (Count) # Cites Year
 
COMMISSARIAT A L'ENERGIE ATOMIQUE (2)
2007/0211,519 MEMORY CELLS IN DOUBLE-GATE CMOS TECHNOLOGY PROVIDED WITH TRANSISTORS WITH TWO INDEPENDENT GATES 7 2007
2008/0175,039 Memory cell provided with dual-gate transistors, with independent asymmetric gates 3 2007
 
INTERNATIONAL BUSINESS MACHINES CORPORATION (2)
6,466,489 Use of source/drain asymmetry MOSFET devices in dynamic and analog circuits 31 2001
2006/0274,569 Semiconductor device including back-gated transistors and method of fabricating the device 25 2005
 
MOTOROLA, INC. (2)
5,348,903 Process for fabricating a semiconductor memory cell having thin-film driver transistors overlapping dual wordlines 28 1992
5,363,328 Highly stable asymmetric SRAM cell 10 1993
 
MICRON TECHNOLOGY, INC. (1)
2006/0240,653 One-device non-volatile random access memory cell 5 2006
 
TEXAS INSTRUMENTS INCORPORATED (1)
5,354,703 EEPROM cell array with tight erase distribution 8 1993

Patent Citation Ranking

Forward Cites

Patent Info (Count) # Cites Year
 
HYOSUNG CORPORATION (1)
6,245,907 Process for producing a high purity caprolactam 2 1998
 
INTERNATIONAL BUSINESS MACHINES CORPORATION (1)
8,349,670 Selective floating body SRAM cell 0 2011

Maintenance Fees

Fee Large entity fee small entity fee micro entity fee due date
3.5 Year Payment $1600.00 $800.00 $400.00 Dec 5, 2015
7.5 Year Payment $3600.00 $1800.00 $900.00 Dec 5, 2019
11.5 Year Payment $7400.00 $3700.00 $1850.00 Dec 5, 2023
Fee Large entity fee small entity fee micro entity fee
Surcharge - 3.5 year - Late payment within 6 months $160.00 $80.00 $40.00
Surcharge - 7.5 year - Late payment within 6 months $160.00 $80.00 $40.00
Surcharge - 11.5 year - Late payment within 6 months $160.00 $80.00 $40.00
Surcharge after expiration - Late payment is unavoidable $700.00 $350.00 $175.00
Surcharge after expiration - Late payment is unintentional $1,640.00 $820.00 $410.00