Pattern decomposition method

Number of patents in Portfolio can not be more than 2000

United States of America Patent

PATENT NO 8209656
SERIAL NO

12251455

Stats

ATTORNEY / AGENT: (SPONSORED)

Importance

Loading Importance Indicators... loading....

Abstract

See full text

Some embodiments provide a method for decomposing a region of an integrated circuit (“IC”) design layout into multiple mask layouts. The method identifies a number of sets of geometries in the design layout region that must be collectively assigned to the multiple mask layouts. The method assigns the geometries in a first group of collectively-assigned sets to different mask layouts without splitting any of the geometries. The method assigns the geometries in a second group of the collectively-assigned sets to different mask layouts in such a way so as to minimize the number of splits in the geometries of the second group.

Loading the Abstract Image... loading....

First Claim

See full text

Family

Loading Family data... loading....

Patent Owner(s)

Patent OwnerAddress
CADENCE DESIGN SYSTEMS INC2655 SEELY AVENUE SAN JOSE CA 95134

International Classification(s)

  • [Classification Symbol]
  • [Patents Count]

Inventor(s)

Inventor Name Address # of filed Patents Total Citations
Huckabay, Judy Fremont, US 9 134
Qiu, Yuane Cupertino, US 1 25
Uppaluri, Prasanti Cary, US 16 118
Wang, Xiaojun Cary, US 139 517
Zhang, Tianhao Raleigh, US 16 42

Cited Art Landscape

Load Citation

Patent Citation Ranking

Forward Cite Landscape

Load Citation