High-frequency VLSI interconnect and intentional inductor impedance extraction in the presence of a multi-layer conductive substrate
Number of patents in Portfolio can not be more than 2000
United States of America Patent
Stats
-
Jul 3, 2012
Grant Date -
Sep 10, 2009
app pub date -
Mar 9, 2009
filing date -
Mar 8, 2008
priority date (Note) -
In Force
status (Latency Note)
Importance
Abstract
Embodiments of methods, apparatus, and systems for extracting impedance for a circuit design are disclosed herein. Some of the disclosed embodiments are computationally efficient and can accurately compute the frequency-dependent impedance of VLSI interconnects and/or intentional inductors in the presence of multi-layer conductive substrates. In certain embodiments, the resulting accuracy and CPU time reduction are a result of a Green's function approach with the correct quasi-static limit, a modified discrete complex image approximation to the Green's function, and a continuous dipole expansion to evaluate the magnetic vector potential at the distances relevant to VLSI interconnects and intentional inductors.
First Claim
Family
International Classification(s)
Cited Art Landscape
Patent Citation Ranking
Advertisement
Advertisement
Advertisement
Recipient Email Address
Recipient Email Address
Comment
Recipient Email Address
Add to Portfolio(s)
To add this patent to one, or more, of your portfolios, simply click the add button.
This Patent is in these Portfolios:
Add to additional portfolios:
Last Refreshed On:
Changes done successfully