Packaged semiconductor assemblies and methods for manufacturing such assemblies
Number of patents in Portfolio can not be more than 2000
United States of America Patent
Stats
-
Jul 31, 2012
Issued Date -
N/A
app pub date -
Dec 20, 2010
filing date -
Jul 9, 2007
priority date (Note) -
In Force
status (Latency Note)
Importance
Abstract
Packaged semiconductor assemblies including interconnect structures and methods for forming such interconnect structures are disclosed herein. One embodiment of a packaged semiconductor assembly includes a support member having a first bond-site and a die carried by the support member having a second bond-site. An interconnect structure is connected between the first and second bond-sites and includes a wire that is coupled to at least one of the first and second bond-sites. The interconnect structure also includes a third bond-site coupled to the wire between the first and second bond-sites.
First Claim
Family
International Classification(s)
Cited Art Landscape
Patent Citation Ranking
Advertisement
Advertisement
Advertisement
Recipient Email Address
Recipient Email Address
Comment
Recipient Email Address
Add to Portfolio(s)
To add this patent to one, or more, of your portfolios, simply click the add button.
This Patent is in these Portfolios:
Add to additional portfolios:
Last Refreshed On:
Changes done successfully