Method of forming memory with floating gates including self-aligned metal nanodots using a coupling layer

Number of patents in Portfolio can not be more than 2000

United States of America Patent

PATENT NO 8263465
APP PUB NO 20100190319A1
SERIAL NO

12754408

Stats

ATTORNEY / AGENT: (SPONSORED)

Importance

Loading Importance Indicators... loading....

Abstract

See full text

Techniques are provided for fabricating memory with metal nanodots as charge-storing elements. In an example approach, a coupling layer such as an amino functional silane group is provided on a gate oxide layer on a substrate. The substrate is dip coated in a colloidal solution having metal nanodots, causing the nanodots to attach to sites in the coupling layer. The coupling layer is then dissolved such as by rinsing or nitrogen blow drying, leaving the nanodots on the gate oxide layer. The nanodots react with the coupling layer and become negatively charged and arranged in a uniform monolayer, repelling a deposition of an additional monolayer of nanodots. In a configuration using a control gate over a high-k dielectric floating gate which includes the nanodots, the control gates may be separated by etching while the floating gate dielectric extends uninterrupted since the nanodots are electrically isolated from one another.

Loading the Abstract Image... loading....

First Claim

See full text

Family

Loading Family data... loading....

Patent Owner(s)

Patent OwnerAddress
SANDISK TECHNOLOGIES LLC6900 DALLAS PARKWAY SUITE 325 PLANO TX 75024

International Classification(s)

  • [Classification Symbol]
  • [Patents Count]

Inventor(s)

Inventor Name Address # of filed Patents Total Citations
Kai, James Santa Clara, US 125 4248
Matamis, George San Jose, US 120 3560
Orimoto, Takashi Sunnyvale, US 50 741
Pham, Tuan D San Jose, US 20 225
Purayath, Vinod Robert Santa Clara, US 31 1323

Cited Art Landscape

Load Citation

Patent Citation Ranking

Forward Cite Landscape

Load Citation