Hierarchical store buffer having segmented partitions

Number of patents in Portfolio can not be more than 2000

United States of America Patent

PATENT NO 8266412
SERIAL NO

11932864

Stats

ATTORNEY / AGENT: (SPONSORED)

Importance

Loading Importance Indicators... loading....

Abstract

See full text

A hierarchical store buffer included in a hierarchical microprocessor includes a plurality of execution clusters. An embodiment of a hierarchical store buffer includes a first-level store buffer configured to receive data values to be written to a memory subsystem from the plurality of execution clusters and store the received data values prior to writing the data values to the memory subsystem and a plurality of second-level store buffers each operatively coupled with the first-level store buffer, each second-level store buffer being included in a respective execution cluster. In the embodiment, the second-level store buffers each are configured to receive data values to be written to the memory subsystem from one or more execution units of the respective execution cluster and store the received data values prior to copying the data values to the first-level store buffer, where the first-level store buffer and the second-level store buffer are collectively configured to copy the stored data values to the first-level store buffer.

Loading the Abstract Image... loading....

First Claim

See full text

Family

Loading Family data... loading....

Patent Owner(s)

Patent OwnerAddress
RPX CORPORATIONFOUR EMBARCADERO SUITE 4000 SAN FRANCISCO CA 94111

International Classification(s)

  • [Classification Symbol]
  • [Patents Count]

Inventor(s)

Inventor Name Address # of filed Patents Total Citations
Glew, Andrew Forsyth Hillsboro, US 10 354

Cited Art Landscape

Load Citation

Patent Citation Ranking

Forward Cite Landscape

Load Citation