Test circuit for input/output array and method and storage device thereof

Number of patents in Portfolio can not be more than 2000

United States of America Patent

PATENT NO 8296611
APP PUB NO 20110239046A1
SERIAL NO

12748455

Stats

ATTORNEY / AGENT: (SPONSORED)

Importance

Loading Importance Indicators... loading....

Abstract

See full text

The invention provides a test circuit for n input/output arrays. Each of the n input/output arrays has M pairs of input/output. The test circuit includes M write drivers and M comparing circuits. The ith write driver provides an ith test signal to the ith inputs of all of the n input/output arrays, and 1≦i≦M. The jth comparing circuit determines if jth output signals of all of the n input/output arrays are the same, and outputs a jth comparing result correspondingly, and 1≦j≦M. The invention also provides a method of testing n input/output arrays. The invention also provides a storage device.

Loading the Abstract Image... loading....

First Claim

See full text

Family

Loading Family data... loading....

Patent Owner(s)

Patent OwnerAddress
ELITE SEMICONDUCTOR MEMORY TECHNOLOGY INCNO 23 GONGYE E 4TH RD EAST DIST HSINCHU CITY 300

International Classification(s)

Inventor(s)

Inventor Name Address # of filed Patents Total Citations
Chou, Min-Chung Hsinchu, TW 29 148

Cited Art Landscape

Load Citation

Patent Citation Ranking

Forward Cite Landscape

Load Citation