Semiconductor device

Number of patents in Portfolio can not be more than 2000

United States of America Patent

PATENT NO 8319274
APP PUB NO 20080073705A1
SERIAL NO

11829248

Stats

ATTORNEY / AGENT: (SPONSORED)

Importance

Loading Importance Indicators... loading....

Abstract

See full text

A gate dielectric functioning as a charge-trapping layer of a non-volatile memory cell with a structure of an insulator gate field effect transistor is formed by laminating a first insulator formed of a silicon oxide film, a second insulator formed of a silicon nitride film, a third insulator formed of a silicon nitride film containing oxygen, and a fourth insulator formed of a silicon oxide film in this order on a main surface of a semiconductor substrate. Holes are injected into the charge-trapping layer from a gate electrode side. Accordingly, since the operations can be achieved without the penetration of the holes through the interface in contact to the channel and the first insulator, the deterioration in rewriting endurance and the charge-trapping characteristics due to the deterioration of the first insulator does not occur, and highly efficient rewriting (writing and erasing) characteristics and stable charge-trapping characteristics can be achieved.

Loading the Abstract Image... loading....

First Claim

See full text

Family

Loading Family data... loading....

Patent Owner(s)

Patent OwnerAddress
RENESAS ELECTRONICS CORPORATION2-24 TOYOSU 3-CHOME KOUTOU-KU TOKYO 135-0061

International Classification(s)

  • [Classification Symbol]
  • [Patents Count]

Inventor(s)

Inventor Name Address # of filed Patents Total Citations
Hisamoto, Digh Kokubunji, JP 104 1394
Mine, Toshiyuki Fussa, JP 103 2063
Okuyama, Yutaka Kodaira, JP 20 85
Shimamoto, Yasuhiro Tokorozawa, JP 60 697
Yanagi, Itaru Kunitachi, JP 35 171

Cited Art Landscape

Load Citation

Patent Citation Ranking

Forward Cite Landscape

Load Citation