Flipchip bump patterns for efficient I-mesh power distribution schemes

Number of patents in Portfolio can not be more than 2000

United States of America Patent

PATENT NO 8350375
APP PUB NO 20090283904A1
SERIAL NO

12121363

Stats

ATTORNEY / AGENT: (SPONSORED)

Importance

Loading Importance Indicators... loading....

Abstract

See full text

Disclosed is a flipchip scheme where power and ground bumps are arranged in a striped configuration. Specifically, there are a plurality of lines of power bumps, and a plurality of lines of ground bumps. Each line of power bumps is interconnected by a mesh core power bus, and each line of ground bumps is interconnected by a mesh core ground bus. The busses are shorted across the bumps without having to use metal tab extensions. This arrangement provides that: signal routing can be provided between the lines of bumps; and/or the mesh core power busses can be provided as being wider in order to provide improved power mesh performance and/or in order to reduce or eliminate the metal required on the second top-most metal layer.

Loading the Abstract Image... loading....

First Claim

See full text

Family

Loading Family data... loading....

Patent Owner(s)

Patent OwnerAddress
BELL SEMICONDUCTOR LLC401 N MICHIGAN AVE SUITE 1600 CHICAGO IL 60611

International Classification(s)

  • [Classification Symbol]
  • [Patents Count]

Inventor(s)

Inventor Name Address # of filed Patents Total Citations
Ali, Anwar San Jose, US 35 206
Doddapaneni, Kalyan Milpitas, US 11 54
Leung, Wilson San Francisco, US 6 57

Cited Art Landscape

Load Citation

Patent Citation Ranking

Forward Cite Landscape

Load Citation