Method, system, and apparatus for adjusting local and global pattern density of an integrated circuit design

Number of patents in Portfolio can not be more than 2000

United States of America Patent

PATENT NO 8372742
APP PUB NO 20110204470A1
SERIAL NO

12712665

Stats

ATTORNEY / AGENT: (SPONSORED)

Importance

Loading Importance Indicators... loading....

Abstract

See full text

An integrated circuit (IC) design method providing a circuit design layout having a plurality of functional blocks disposed a distance away from each other; identifying a local pattern density to an approximate dummy region, on the circuit design layout, within a predefined distance to one of the functional blocks; performing a local dummy insertion to the approximate dummy region according to the local pattern density; repeating the identifying and performing to at least some other of the functional blocks; and implementing a global dummy insertion to a non-local dummy region according to a global pattern density.

Loading the Abstract Image... loading....

First Claim

See full text

Family

Loading Family data... loading....

Patent Owner(s)

Patent OwnerAddress
TAIWAN SEMICONDUCTOR MANUFACTURING COMPANY LTDHSINCHU

International Classification(s)

  • [Classification Symbol]
  • [Patents Count]

Inventor(s)

Inventor Name Address # of filed Patents Total Citations
Cheng, Ying-Chou Zhubei, TW 26 375
Huang, Wen-Chun Xi-Gang Xiang, TW 100 1779
Liu, Ru-Gun Hsinchu, TW 404 6961
Ou, Tsong-Hua Taipei, TW 41 513
Tsai, Cheng Kun Hsinchu, TW 16 365
Tsai, Cheng-Lung Stanley Hsin-Chu, TW 1 11

Cited Art Landscape

Load Citation

Patent Citation Ranking

Forward Cite Landscape

Load Citation