Importance

Loading Importance Indicators...

Abstract

In non-volatile memory devices, a write operation typically consists of an alternating set of pulse and verify operations. After a pulse is applied, the device must be biased properly for an accurate verify, with a selected word-line settled at the desired voltage level. The techniques described here address the problem of a relatively large waiting time at the start of a verify phase of a write operation when the selected word line is moving to its first verify level, while at the same time the non-selected word lines of a NAND type array are ramping up to a read pass level. For the non-selected word lines, during the program pulse, these are set at a first voltage above ground and then, during the verify operation, then are set at the read pass level. Rather than take the non-selected word lines to ground in between, they are instead moved directly from their voltage in the pulse phase directly into their read pass level. This helps to reduce the amount of movement in the selected word line due to capacitive coupling, allowing the preparation of the verify level of a selected word line settings earlier.

Loading the Abstract Image...

First Claim