Integrated nanostructure-based non-volatile memory fabrication

Number of patents in Portfolio can not be more than 2000

United States of America Patent

PATENT NO 8383479
APP PUB NO 20110020992A1
SERIAL NO

12840081

Stats

ATTORNEY / AGENT: (SPONSORED)

Importance

Loading Importance Indicators... loading....

Abstract

See full text

Nanostructure-based charge storage regions are included in non-volatile memory devices and integrated with the fabrication of select gates and peripheral circuitry. One or more nanostructure coatings are applied over a substrate at a memory array area and a peripheral circuitry area. Various processes for removing the nanostructure coating from undesired areas of the substrate, such as target areas for select gates and peripheral transistors, are provided. One or more nanostructure coatings are formed using self-assembly based processes to selectively form nanostructures over active areas of the substrate in one example. Self-assembly permits the formation of discrete lines of nanostructures that are electrically isolated from one another without requiring patterning or etching of the nanostructure coating.

Loading the Abstract Image... loading....

First Claim

See full text

Family

Loading Family data... loading....

Patent Owner(s)

Patent OwnerAddress
SANDISK TECHNOLOGIES LLC6900 DALLAS PARKWAY SUITE 325 PLANO TX 75024

International Classification(s)

  • [Classification Symbol]
  • [Patents Count]

Inventor(s)

Inventor Name Address # of filed Patents Total Citations
Chien, Henry San Jose, US 83 4477
Higashitani, Masaaki Cupertino, US 276 5141
Kai, James K Santa Clara, US 35 1079
Matamis, George San Jose, US 120 3560
Orimoto, Takashi Sunnyvale, US 50 741
Purayath, Vinod Robert Santa Clara, US 31 1323

Cited Art Landscape

Load Citation

Patent Citation Ranking

Forward Cite Landscape

Load Citation