Multi-port, gigabit serdes transceiver capable of automatic fail switchover

Number of patents in Portfolio can not be more than 2000

United States of America Patent

PATENT NO 8385188
APP PUB NO 20050190690A1
SERIAL NO

11117470

Stats

ATTORNEY / AGENT: (SPONSORED)

Importance

Loading Importance Indicators... loading....

Abstract

See full text

A multi-port Serdes transceiver includes multiple parallel ports and serial ports, and includes the flexibility to connect any of the parallel ports to another parallel port or to a serial port, or both. Furthermore, the transceiver can connect any of the serial ports to another serial port or to a parallel port. The transceiver further includes a switch, a logic core, and a bus. The switch is selectively coupled to at least a first port and a second port. The switch activates the first port and deactivates the second port based on satisfaction of a condition associated with the first port. The logic core operates the serial and parallel ports, and the bus connects the ports. The bus can be described as a “ring” structure (or donut “structure”) around the logic core, and is configured between the logic core and the ports. The ring structure provides efficient communication between the logic core and the ports.

Loading the Abstract Image... loading....

First Claim

See full text

Family

Loading Family data... loading....

Patent Owner(s)

Patent OwnerAddress
AVAGO TECHNOLOGIES INTERNATIONAL SALES PTE LIMITEDSINGAPORE

International Classification(s)

  • [Classification Symbol]
  • [Patents Count]

Inventor(s)

Inventor Name Address # of filed Patents Total Citations
Tran, Hoang Rancho Santa Fe, US 6 150

Cited Art Landscape

Load Citation

Patent Citation Ranking

Forward Cite Landscape

Load Citation