Interconnect structure for integrated circuits

Number of patents in Portfolio can not be more than 2000

United States of America Patent

PATENT NO 8405216
APP PUB NO 20070001304A1
SERIAL NO

11170369

Stats

ATTORNEY / AGENT: (SPONSORED)

Importance

Loading Importance Indicators... loading....

Abstract

See full text

The present invention discloses an interconnect structure for an integrated circuit formed on a semiconductor substrate. In one embodiment, the first conductive layer is formed above the semiconductor substrate. A first via contact is formed on the first conductive layer. A second via contact is formed on the first via contact. A second conductive layer is formed on the second via contact. One of the first and second via contacts has a cross-sectional area substantially larger that of another for improving a landing margin thereof, thereby eliminating a need of using a landing pad between the first and second via contacts.

Loading the Abstract Image... loading....

First Claim

See full text

Family

Loading Family data... loading....

Patent Owner(s)

Patent OwnerAddress
TAIWAN SEMICONDUCTOR MANUFACTURING CO LTDHSINCHU

International Classification(s)

  • [Classification Symbol]
  • [Patents Count]

Inventor(s)

Inventor Name Address # of filed Patents Total Citations
Liaw, Jhon Jhy Hsin-Chu, TW 583 5922

Cited Art Landscape

Load Citation

Patent Citation Ranking

Forward Cite Landscape

Load Citation