Dense pitch bulk FinFET process by selective EPI and etch

Number of patents in Portfolio can not be more than 2000

United States of America Patent

PATENT NO 8420471
APP PUB NO 20110207298A1
SERIAL NO

13103569

Stats

ATTORNEY / AGENT: (SPONSORED)

Importance

Loading Importance Indicators... loading....

Abstract

See full text

Disclosed is a method of forming a pair of transistors by epitaxially growing a pair of silicon fins on a silicon germanium fin on a bulk wafer. In one embodiment a gate conductor between the fins is isolated from a conductor layer on the bulk wafer so a front gate may be formed. In another embodiment a gate conductor between the fins contacts a conductor layer on the bulk wafer so a back gate may be formed. In yet another embodiment both of the previous structures are simultaneously formed on the same bulk wafer. The method allow the pairs of transistors to be formed with a variety of features.

Loading the Abstract Image... loading....

First Claim

See full text

Family

Loading Family data... loading....

Patent Owner(s)

Patent OwnerAddress
GLOBALFOUNDRIES U S INC400 STONEBREAK ROAD EXTENSION MALTA NY 12020

International Classification(s)

  • [Classification Symbol]
  • [Patents Count]

Inventor(s)

Inventor Name Address # of filed Patents Total Citations
Anderson, Brent A Jericho, US 612 6970
Nowak, Edward J Essex Junction, US 636 15371

Cited Art Landscape

Load Citation

Patent Citation Ranking

Forward Cite Landscape

Load Citation