Block emulation techniques in integrated circuits
Number of patents in Portfolio can not be more than 2000
United States of America Patent
Stats
-
Apr 16, 2013
Grant Date -
N/A
app pub date -
Jun 4, 2010
filing date -
Jun 4, 2010
priority date (Note) -
In Force
status (Latency Note)
Importance
Abstract
Techniques for generating an emulated logic block are provided. The techniques include identifying a logic block in one integrated circuit (IC) design that needs to be emulated in another IC design. The logic block may be a physical logic block on the IC design and a non-existent logic block on the other IC design. Logic elements are used to form an emulated logic block that shares substantially the same functionality as the actual logic block. The logic elements are connected to perform logic functions associated with the actual logic block and are grouped together to form an emulated logic block based on the actual logic block.
First Claim
Family
International Classification(s)
Cited Art Landscape
Patent Citation Ranking
Advertisement
Advertisement
Advertisement
Recipient Email Address
Recipient Email Address
Comment
Recipient Email Address
Add to Portfolio(s)
To add this patent to one, or more, of your portfolios, simply click the add button.
This Patent is in these Portfolios:
Add to additional portfolios:
Last Refreshed On:
Changes done successfully