Semiconductor device arrangement and method
Number of patents in Portfolio can not be more than 2000
United States of America Patent
Stats
-
Apr 23, 2013
Grant Date -
Dec 30, 2010
app pub date -
Sep 1, 2010
filing date -
Feb 25, 2008
priority date (Note) -
In Force
status (Latency Note)
Importance
Abstract
A semiconductor device arrangement and a method. One embodiment includes at least one power transistor and at least one gate resistor located between a gate of the power transistor and a connecting point in the drive circuit of the power transistor. The semiconductor device arrangement includes a switchable element between the connecting point and a source of the power transistor.
First Claim
Family
International Classification(s)
Cited Art Landscape
Patent Citation Ranking
Advertisement
Advertisement
Advertisement
Recipient Email Address
Recipient Email Address
Comment
Recipient Email Address
Add to Portfolio(s)
To add this patent to one, or more, of your portfolios, simply click the add button.
This Patent is in these Portfolios:
Add to additional portfolios:
Last Refreshed On:
Changes done successfully