Structures with through vias passing through a substrate comprising a planar insulating layer between semiconductor layers

Number of patents in Portfolio can not be more than 2000

United States of America Patent

PATENT NO 8431431
APP PUB NO 20130015585A1
SERIAL NO

13181006

Stats

ATTORNEY / AGENT: (SPONSORED)

Importance

Loading Importance Indicators... loading....

Abstract

See full text

A through via contains a conductor (244, 262) passing through a substrate (140). The substrate can be SOI or some other substrate containing two semiconductor layers (140.1, 140.2) on opposite sides of an insulating layer (140B). The through via includes two constituent vias (144.1, 144.2) formed from respective different sides of the substrate by processes stopping on the insulating layer (140B). Due to the insulating layer acting as a stop layer, high control over the constituent vias' depths is achieved. Each constituent via is shorter than the through via, so via formation is facilitated. The conductor is formed by separate depositions of conductive material into the constituent vias from each side of the substrate. From each side, the conductor is deposited to a shallower depth than the through-via depth, so the deposition is facilitated. Other embodiments are also provided.

Loading the Abstract Image... loading....

First Claim

See full text

Family

Loading Family data... loading....

Patent Owner(s)

Patent OwnerAddress
ADEIA SEMICONDUCTOR TECHNOLOGIES LLC3025 ORCHARD PARKWAY SAN JOSE CA 95134

International Classification(s)

  • [Classification Symbol]
  • [Patents Count]

Inventor(s)

Inventor Name Address # of filed Patents Total Citations
Kosenko, Valentin Mountain View, US 16 279
Savastiouk, Sergey Saratoga, US 36 2666

Cited Art Landscape

Load Citation

Patent Citation Ranking

Forward Cite Landscape

Load Citation