Method for assuring counterbore depth of vias on printed circuit boards and printed circuit boards made accordingly

Number of patents in Portfolio can not be more than 2000

United States of America Patent

PATENT NO 8431834
APP PUB NO 20100314163A1
SERIAL NO

12485375

Stats

ATTORNEY / AGENT: (SPONSORED)

Importance

Loading Importance Indicators... loading....

Abstract

See full text

A method is disclosed for fabricating a PCB so that is can easily be determined if a via in the PCB has not been counterbored to a desired depth. A PCB fabricated according to the method also is disclosed.

Loading the Abstract Image... loading....

First Claim

See full text

Family

Loading Family data... loading....

Patent Owner(s)

Patent OwnerAddress
CIENA CORPORATION7035 RIDGE ROAD HANOVER MD 21076

International Classification(s)

  • [Classification Symbol]
  • [Patents Count]

Inventor(s)

Inventor Name Address # of filed Patents Total Citations
McDonald, Robert Ontario, CA 46 587
Twardy, Craig Quebec, CA 2 27

Cited Art Landscape

Load Citation

Patent Citation Ranking

Forward Cite Landscape

Load Citation