Register allocation with SIMD architecture using write masks
Number of patents in Portfolio can not be more than 2000
United States of America Patent
Stats
-
Apr 30, 2013
Grant Date -
Aug 25, 2011
app pub date -
Feb 24, 2010
filing date -
Feb 24, 2010
priority date (Note) -
In Force
status (Latency Note)
Importance
Abstract
A single instruction multiple data processor may accomplish register allocation by identifying live ranges that have incompatible write masks during compilation. Then, edges are added in an interference graph between live ranges that have incompatible masks so that those live ranges will not be assigned to the same physical register.
First Claim
Family
International Classification(s)
Cited Art Landscape
Patent Citation Ranking
Advertisement
Advertisement
Advertisement
Recipient Email Address
Recipient Email Address
Comment
Recipient Email Address
Add to Portfolio(s)
To add this patent to one, or more, of your portfolios, simply click the add button.
This Patent is in these Portfolios:
Add to additional portfolios:
Last Refreshed On:
Changes done successfully