System and method for data synchronization for a computer architecture for broadband networks

Number of patents in Portfolio can not be more than 2000

United States of America Patent

PATENT NO 8434091
APP PUB NO 20050081213A1
SERIAL NO

10967362

Stats

ATTORNEY / AGENT: (SPONSORED)

Importance

Loading Importance Indicators... loading....

Abstract

See full text

A computer architecture and programming model for high speed processing over broadband networks are provided. The architecture employs a consistent modular structure, a common computing module and uniform software cells. The common computing module includes a control processor, a plurality of processing units, a plurality of local memories from which the processing units process programs, a direct memory access controller and a shared main memory. A synchronized system and method for the coordinated reading and writing of data to and from the shared main memory by the processing units also are provided. A processing system for processing tasks is also provided. The processing system includes processing devices and an absolute timer. The absolute timer defines a time budget. The time budget provides a time period for the completion of tasks by selected processing devices independent of clock frequencies employed by the processing devices for processing the tasks.

Loading the Abstract Image... loading....

First Claim

See full text

Family

Loading Family data... loading....

Patent Owner(s)

Patent OwnerAddress
SONY INTERACTIVE ENTERTAINMENT INCJAPAN

International Classification(s)

  • [Classification Symbol]
  • [Patents Count]

Inventor(s)

Inventor Name Address # of filed Patents Total Citations
Suzuoki, Masakazu Tokyo, JP 71 2008
Yamazaki, Takeshi Tokyo, JP 238 3244

Cited Art Landscape

Load Citation

Patent Citation Ranking

Forward Cite Landscape

Load Citation