Junction field effect transistor with an epitaxially grown gate structure

Number of patents in Portfolio can not be more than 2000

United States of America Patent

PATENT NO 8435845
APP PUB NO 20120256238A1
SERIAL NO

13080690

Stats

ATTORNEY / AGENT: (SPONSORED)

Importance

Loading Importance Indicators... loading....

Abstract

See full text

A method of fabricating a semiconductor device that includes forming a replacement gate structure on a portion of a semiconductor substrate, wherein source regions and drain regions are formed in opposing sides of the replacement gate structure. A dielectric is formed on the semiconductor substrate having an upper surface that is coplanar with an upper surface of the replacement gate structure. The replacement gate structure is removed to provide an opening to an exposed portion of the semiconductor substrate. A functional gate conductor is epitaxially grown within the opening in direct contact with the exposed portion of the semiconductor substrate. The method is applicable to planar metal oxide semiconductor field effect transistors (MOSFETs) and fin field effect transistors (finFETs).

Loading the Abstract Image... loading....

First Claim

See full text

Family

Loading Family data... loading....

Patent Owner(s)

Patent OwnerAddress
GLOBALFOUNDRIES INCCAYMAN ISLANDS GRAND CAYMAN GRAND CAYMAN CAYMAN ISLANDS

International Classification(s)

  • [Classification Symbol]
  • [Patents Count]

Inventor(s)

Inventor Name Address # of filed Patents Total Citations
Cheng, Kangguo Guilderland, US 3099 32749
Khakifirooz, Ali Slingerlands, US 843 12822
Kulkarni, Pranita Slingerlands, US 118 2539
Ning, Tak H Yorktown Heights, US 251 3495

Cited Art Landscape

Load Citation

Patent Citation Ranking

Forward Cite Landscape

Load Citation