TOP ELECTRODE TEMPLATING FOR DRAM CAPACITOR

Number of patents in Portfolio can not be more than 2000

United States of America Patent

APP PUB NO 20130122681A1
SERIAL NO

13294309

Stats

ATTORNEY / AGENT: (SPONSORED)

Importance

Loading Importance Indicators... loading....

Abstract

See full text

A method for forming a DRAM MIM capacitor stack having low leakage current involves the use of a first electrode that serves as a template for promoting the high k phase of a subsequently deposited dielectric layer. The high k dielectric layer comprises a doped material that can be crystallized after a subsequent annealing treatment. A metal oxide second electrode layer is formed above the dielectric layer. The metal oxide second electrode layer has a crystal structure that is compatible with the crystal structure of the dielectric layer. Optionally, a second electrode bulk layer is formed above the metal oxide second electrode layer.

Loading the Abstract Image... loading....

First Claim

See full text

Family

Loading Family data... loading....

Patent Owner(s)

Patent OwnerAddress
ELPIDA MEMORY INCTOKYO TOKYO METROPOLIS
INTERMOLECULAR INC1209 ORANGE STREET WILMINGTON DE 19801

International Classification(s)

  • [Classification Symbol]
  • [Patents Count]

Inventor(s)

Inventor Name Address # of filed Patents Total Citations
Chen, Hanhong Milpitas, US 81 1071
Deweerd, Wim San Jose, US 30 257
Malhotra, Sandra San Jose, US 43 660
Ode, Hiroyuki Higashihiroshima, JP 89 408

Cited Art Landscape

Load Citation

Patent Citation Ranking

Forward Cite Landscape

Load Citation