Semiconductor device including gate and three conductor electrodes

Number of patents in Portfolio can not be more than 2000

United States of America Patent

PATENT NO 8436431
APP PUB NO 20110193182A1
SERIAL NO

13014060

Stats

ATTORNEY / AGENT: (SPONSORED)

Importance

Loading Importance Indicators... loading....

Abstract

See full text

An object is to provide a field effect transistor (FET) having a conductor-semiconductor junction, which has excellent characteristics, which can be manufactured through an easy process, or which enables high integration. Owing to the junction between a semiconductor layer and a conductor having a work function lower than the electron affinity of the semiconductor layer, a region into which carriers are injected from the conductor is formed in the semiconductor layer. Such a region is used as an offset region of the FET or a resistor of a semiconductor circuit such as an inverter. Further, in the case of setting up such an offset region and a resistor in one semiconductor layer, an integrated semiconductor device can be manufactured.

Loading the Abstract Image... loading....

First Claim

See full text

Family

Loading Family data... loading....

Patent Owner(s)

Patent OwnerAddress
SEMICONDUCTOR ENERGY LABORATORY CO LTDJAPAN'S KANAGAWA PREFECTURE ATSUGI CITY ATSUGI-SHI KANAGAWA

International Classification(s)

  • [Classification Symbol]
  • [Patents Count]

Inventor(s)

Inventor Name Address # of filed Patents Total Citations
Takemura, Yasuhiko Isehara, JP 582 31804

Cited Art Landscape

Load Citation

Patent Citation Ranking

Forward Cite Landscape

Load Citation