Min-time hardended pulse flop

Number of patents in Portfolio can not be more than 2000

United States of America Patent

PATENT NO 8436668
APP PUB NO 20120169392A1
SERIAL NO

12984174

Stats

ATTORNEY / AGENT: (SPONSORED)

Importance

Loading Importance Indicators... loading....

Abstract

See full text

A flop circuit is disclosed. The flop circuit includes an input circuit configured to hold a logic value of an input signal received on its input node. The flop circuit further includes a storage circuit configured to, responsive to a pulse clock transitioning to a first logic level, receive and store the logic value and a complement of the logic value. A transfer circuit is coupled between the input circuit and the storage circuit, wherein the transfer circuit is configured to transfer the logic value from the input circuit to the storage circuit responsive to the pulse clock transitioning to the first logic level. The transfer circuit includes a first float node and a second float node and is configured such that at least one of the float nodes is floating during a portion of the operational cycle of the flop circuit.

Loading the Abstract Image... loading....

First Claim

See full text

Family

Loading Family data... loading....

Patent Owner(s)

Patent OwnerAddress
ORACLE INTERNATIONAL CORPORATION500 ORACLE PARKWAY M/S 50P7 REDWOOD SHORES CA 94065

International Classification(s)

  • [Classification Symbol]
  • [Patents Count]

Inventor(s)

Inventor Name Address # of filed Patents Total Citations
Hart, Jason M Hayden, US 10 61
Masleid, Robert P Monte Sereno, US 106 1039

Cited Art Landscape

Load Citation

Patent Citation Ranking

Forward Cite Landscape

Load Citation