Semiconductor device and test method thereof

Number of patents in Portfolio can not be more than 2000

United States of America Patent

PATENT NO 8441832
APP PUB NO 20110280090A1
SERIAL NO

13137149

Stats

ATTORNEY / AGENT: (SPONSORED)

Importance

Loading Importance Indicators... loading....

Abstract

See full text

For example, to include plural data input/output terminals and a strobe terminal that are electrically connected in common by a test probe, a command address terminal that is connected to a test probe, and an output control circuit that performs a selecting operation of data output circuits based on a signal that is supplied to the command address terminal. According to the present invention, it is possible to perform a test that uses non-compressed actual data while allocating plural data input/output terminals to one determination circuit within a tester. With this configuration, it is possible to test a large number of semiconductor devices in parallel by using a limited number of determination circuits within the tester.

Loading the Abstract Image... loading....

First Claim

See full text

Family

Loading Family data... loading....

Patent Owner(s)

Patent OwnerAddress
LONGITUDE SEMICONDUCTOR S A R L208 VAL DES BONS MALADES LUXEMBOURG L-2121

International Classification(s)

  • [Classification Symbol]
  • [Patents Count]

Inventor(s)

Inventor Name Address # of filed Patents Total Citations
Matsubara, Yasushi Tokyo, JP 66 422

Cited Art Landscape

Load Citation

Patent Citation Ranking

Forward Cite Landscape

Load Citation