Apparatus and method to hold PLL output frequency when input clock is lost

Number of patents in Portfolio can not be more than 2000

United States of America Patent

PATENT NO 8446193
APP PUB NO 20120280735A1
SERIAL NO

13099253

Stats

ATTORNEY / AGENT: (SPONSORED)

Importance

Loading Importance Indicators... loading....

Abstract

See full text

A clock conditioning circuit including a phase detector circuit configured to provide an analog tuning signal indicative of a phase relationship between a reference clock to be conditioned and a generated clock. The controlled oscillator is configured to produce the generated clock, with the generated clock having an output frequency adjustable in response to an analog tuning signal applied to a control signal input of the controlled oscillator. Converter circuitry is provided to produce a digital representation of the analog tuning signal when the mode control circuitry is in a tracking mode. In the event the reference clock is lost, the mode control circuitry switches to a holdover mode so as to provide an analog holdover signal to the control signal input based upon the digital representations produced just prior to the loss of the reference clock.

Loading the Abstract Image... loading....

First Claim

See full text

Family

Loading Family data... loading....

Patent Owner(s)

Patent OwnerAddress
NATIONAL SEMICONDUCTOR CORPORATION12500 TI BOULEVARD M/S 3999 DALLAS TX 75243

International Classification(s)

  • [Classification Symbol]
  • [Patents Count]

Inventor(s)

Inventor Name Address # of filed Patents Total Citations
Christiansen, Tom Federal Way, US 10 118
Schell, Christopher Andrew Tacoma, US 9 42
Zhang, Ben-yong Auburn, US 4 15

Cited Art Landscape

Load Citation

Patent Citation Ranking

Forward Cite Landscape

Load Citation