Delay locked loop and method for driving the same

Number of patents in Portfolio can not be more than 2000

United States of America Patent

PATENT NO 8446197
APP PUB NO 20110156767A1
SERIAL NO

12755949

Stats

ATTORNEY / AGENT: (SPONSORED)

Importance

Loading Importance Indicators... loading....

Abstract

See full text

A delay locked loop includes a delay pulse generation unit, a coding unit, and a delay line. The delay pulse generation unit is configured to generate a delay pulse having a certain width. The coding unit is configured to code the delay pulse and output a code value. The delay line is configured to delay an input clock by the code value, and generate a delayed locked clock. The delay pulse has a logic high level state during a third period equivalent to a difference between a first period, which corresponds to an integer multiple of the input clock, and a second period, which is a certain replica delay period.

Loading the Abstract Image... loading....

First Claim

See full text

Family

Loading Family data... loading....

Patent Owner(s)

Patent OwnerAddress
HYNIX SEMICONDUCTOR INCGYEONGGI DO SOUTH KOREA GYEONGGI-DO

International Classification(s)

  • [Classification Symbol]
  • [Patents Count]

Inventor(s)

Inventor Name Address # of filed Patents Total Citations
Ahn, Seung-Joon Gyeonggi-do, KR 11 73
Lee, Jong-Chern Gyeonggi-do, KR 31 208

Cited Art Landscape

Load Citation

Patent Citation Ranking

Forward Cite Landscape

Load Citation