Overlay mark enhancement feature

Number of patents in Portfolio can not be more than 2000

United States of America Patent

PATENT NO 8455982
APP PUB NO 20120153441A1
SERIAL NO

13408618

Stats

ATTORNEY / AGENT: (SPONSORED)

Importance

Loading Importance Indicators... loading....

Abstract

See full text

An integrated circuit device includes a semiconductor substrate having a device region and an alignment region. A first material layer is disposed over the semiconductor substrate, and includes a device feature in the device region and a dummy feature in the alignment region. A dimension of the dummy feature is less than a dimension of an alignment detector. A second material layer is disposed over the semiconductor substrate, and includes an alignment feature in the alignment region. The alignment feature disposed over the dummy feature.

Loading the Abstract Image... loading....

First Claim

See full text

Family

Loading Family data... loading....

Patent Owner(s)

Patent OwnerAddress
TAIWAN SEMICONDUCTOR MANUFACTURING COMPANY LTDHSINCHU

International Classification(s)

  • [Classification Symbol]
  • [Patents Count]

Inventor(s)

Inventor Name Address # of filed Patents Total Citations
Chen, Meng-Wei Taichung, TW 19 110
Lee, Chi-Chuang Chubei, TW 2 32
Lin, Chung-Hsien Hsinchu, TW 82 1467

Cited Art Landscape

Load Citation

Patent Citation Ranking

Forward Cite Landscape

Load Citation