Pipeline configuration protocol and configuration unit communication
Number of patents in Portfolio can not be more than 2000
United States of America Patent
Stats
-
Jun 18, 2013
Issued Date -
N/A
app pub date -
Jun 8, 2012
filing date -
Feb 25, 1999
priority date (Note) -
In Force
status (Latency Note)
Importance
Abstract
In a method of synchronizing data processing of processor arrangement, responsive to reaching, during execution of a program, a barrier included in a program sequence, the processor arrangement halts the program execution until it is determined that all instructions preceding the barrier in the program sequence have been successfully scheduled for execution.
First Claim
Family
International Classification(s)
Cited Art Landscape
Patent Citation Ranking
Advertisement
Advertisement
Advertisement
Recipient Email Address
Recipient Email Address
Comment
Recipient Email Address
Add to Portfolio(s)
To add this patent to one, or more, of your portfolios, simply click the add button.
This Patent is in these Portfolios:
Add to additional portfolios:
Last Refreshed On:
Changes done successfully