Direct memory access engine physical memory descriptors for multi-media demultiplexing operations
Number of patents in Portfolio can not be more than 2000
United States of America Patent
Stats
-
Aug 13, 2013
Grant Date -
Dec 29, 2011
app pub date -
Jun 28, 2010
filing date -
Jun 28, 2010
priority date (Note) -
In Force
status (Latency Note)
Importance
Abstract
The architecture and techniques described herein can improve system performance with respect to the following. Communication between two interdependent hardware engines, that are part of pipeline, such that the engines are synchronized to consume resources when the engines are done with the work. Reduction of the role of software/firmware from feeding each stage of the hardware pipeline when the previous stage of the pipeline has completed. Reduction in the memory allocation for software-initialized hardware descriptors to improve performance by reducing pipeline stalls due to software interaction.
First Claim
Family
International Classification(s)
Cited Art Landscape
Patent Citation Ranking
Advertisement
Advertisement
Advertisement
Recipient Email Address
Recipient Email Address
Comment
Recipient Email Address
Add to Portfolio(s)
To add this patent to one, or more, of your portfolios, simply click the add button.
This Patent is in these Portfolios:
Add to additional portfolios:
Last Refreshed On:
Changes done successfully