Method and system for error management in a memory device
Number of patents in Portfolio can not be more than 2000
United States of America Patent
Stats
-
Oct 14, 2014
Grant Date -
Jun 9, 2011
app pub date -
Dec 9, 2009
filing date -
Dec 9, 2009
priority date (Note) -
In Force
status (Latency Note)
Importance
Abstract
A method and system for error management in a memory device. In one embodiment of the invention, the memory device can handle commands and address parity errors and cyclic redundancy check errors. In one embodiment of the invention, the memory can detect whether a received command has any parity errors by determining whether the command bits or the address bits of the received command has any parity errors. If a parity error or cyclic redundancy check error in the received command is detected, an error handling mechanism is triggered to recover from the errant command.
First Claim
Family
International Classification(s)
Cited Art Landscape
Patent Citation Ranking
Advertisement
Advertisement
Advertisement
Recipient Email Address
Recipient Email Address
Comment
Recipient Email Address
Add to Portfolio(s)
To add this patent to one, or more, of your portfolios, simply click the add button.
This Patent is in these Portfolios:
Add to additional portfolios:
Last Refreshed On:
Changes done successfully