Method and apparatus for detecting rising and falling transitions of internal signals of an integrated circuit
Number of patents in Portfolio can not be more than 2000
United States of America Patent
Stats
-
Dec 16, 2014
Issued Date -
N/A
app pub date -
Sep 5, 2013
filing date -
Sep 5, 2013
priority date (Note) -
In Force
status (Latency Note)
Importance
Abstract
A method and apparatus for detecting rising and falling transitions of internal signals of an array or integrated circuit. The apparatus comprises a delay line with a plurality of first to Nth delay elements, latches, and first to Nth groups of logic gates. Each of the first to Nth groups of the logical gates includes an AND gate and a NOR gate. The method and apparatus determines rising and falling signals based on output signals of the logic gates; in odd numbered groups of the logic gates, the AND gate detects the rising transition and the NOR gate detects the falling transition; in even numbered groups of the logic gates, the AND gate detects the falling transition and the NOR gate detects the rising transition.
First Claim
Family
International Classification(s)
Cited Art Landscape
Patent Citation Ranking
Advertisement
Advertisement
Advertisement
Recipient Email Address
Recipient Email Address
Comment
Recipient Email Address
Add to Portfolio(s)
To add this patent to one, or more, of your portfolios, simply click the add button.
This Patent is in these Portfolios:
Add to additional portfolios:
Last Refreshed On:
Changes done successfully