Fault tolerance of multi-processor system with distributed cache
Number of patents in Portfolio can not be more than 2000
United States of America Patent
Stats
-
Feb 10, 2015
Grant Date -
Jan 5, 2012
app pub date -
Jan 4, 2011
filing date -
Jul 5, 2010
priority date (Note) -
In Force
status (Latency Note)
Importance
Abstract
A semiconductor chip is described having different instances of cache agent logic circuitry for respective cache slices of a distributed cache. The semiconductor chip further includes hash engine logic circuitry comprising: hash logic circuitry to determine, based on an address, that a particular one of the cache slices is to receive a request having the address, and, a first input to receive notice of a failure event for the particular cache slice. The semiconductor chip also includes first circuitry to assign the address to another cache slice of the cache slices in response to the notice.
First Claim
Family
International Classification(s)
Cited Art Landscape
Patent Citation Ranking
Advertisement
Advertisement
Advertisement
Recipient Email Address
Recipient Email Address
Comment
Recipient Email Address
Add to Portfolio(s)
To add this patent to one, or more, of your portfolios, simply click the add button.
This Patent is in these Portfolios:
Add to additional portfolios:
Last Refreshed On:
Changes done successfully